# **ARM<sup>®</sup> TrustZone<sup>®</sup> and Hypervisor Debugging**

#### **ARM® CORTEX®-A/-R EXPERT DAY** Meet the Debug Experts



# Agenda

- TrustZone And CPU Modes In TRACE32
- Default Behavior Of The Debugger
- Special TrustZone Support
- Debugging Through The Zones
- Outlook To Multiple Guests




# Agenda

- Default Behavior Of The Debugger
- Special TrustZone Support
- Debugging Through The Zones
- Outlook To Multiple Guests



#### **TrustZone And CPU Modes In TRACE32**

## **CPU Modes - Core View**





- CPU modes in Register window
  - Register modes in CPSR bits 0..4
    - user mode":
      - usr
    - "kernel modes":
      - fiq, irq, svc, abt, und, sys
    - "hypervisor mode":
      - hyp (only non-secure)
    - "monitor mode":
      - mon (only secure)



🛄 E	l::Reg	ister.view						
N N Z	R0 R1	40005204 0	R8 R9		30808 01030	5 Stack		
Z C V Q _	R2 R3 R4	A9DC 40005204 1	R10 R11 R12	1010 4000 FFFF	)1010 )5684 A7B9			
0 _ 1 _ 2 _ 3 _	R5 R6 R7 SP9	0 06060606 07070707 SR	R13 R14 PC CPSR	4000	)5670 )240C )22BC )001F			
3 _ 4 _	USF R8 R9	08080808 40001030	FIQ: R8 R9		0			Ш
F _	R10 R11 R12	10101010 40005684	R10 R11 R12		0 0 0			
T - J <u>-</u> Sys	R13 R14		R13 R14 cncp	E827	2000 0 1 10			
nsed		Usr (0x10, AArcl	,					
ê I		Fiq (0x11, AArch Irq (0x12, AArch			5F48 2354 001F			
0 -		Sve (0x13, AArel			0011			
0 - 1 - 2 - 3		Mon (0x16, AAr Abt (0x17, AArc			D000 0			
° -		Hyp (0x1a, AAro			10			
		Und (0x1b, AAr	ch32)					
	✓ :	Sys (0x1f, AArch	132)		16D0 1508			
	SPS	R 600001D3	SPSR	6000	001F			-
							Þ	зđ

#### ARM<sup>®</sup> CORTEX<sup>®</sup>-A/-R EXPERT DAY

#### **TrustZone And CPU Modes In TRACE32**

📕 B::Register.view

R12

R13

FFFFA7B9

40005670

R12

R13

#### CPU modes in Register window

- TrustZone in SCR bit 0
  - "non-secure" nsec:
    - Modes: usr, fiq, irq, svc, abt, und, sys, hyp
  - "secure" sec:
    - Modes: usr, fiq, irq, svc, abt, und, sys, mon





E827E000

#### **TrustZone And CPU Modes In TRACE32**

## **CPU Modes - Memory Access View**

#### non-secure zone

*modes:* usr, svc, irq, fiq, abt, und, sys

access class: N:

MMU translation: NonSecPageTable IntermedPageTable

#### hypervisor zone

*mode:* hyp access class: H: *MMU translation:* HypPageTable

#### secure zone

*modes:* usr, svc, irq, fiq, abt, und, sys

access class: Z:

MMU translation: SecPageTable

mode: mon



- Memory addresses with "access class"
  - Access class relates to memory access depending on CPU mode and zone
  - PC shown with current access class in "List.auto" and status line

▲ TRACE32 with TrustZone	- • •
<u>F</u> ile <u>E</u> dit <u>V</u> iew Var <u>B</u> reak <u>R</u> un <u>C</u> PU <u>M</u> isc <u>T</u> race <u>P</u> erf C <u>o</u> v <u>F</u> reeRTOS <u>W</u> indow <u>H</u> elp	
H ⊨ ⊷ ↓ + + ↓ ↓   1   1   1   1   1   1   1   1   1	
Image: Bit ist     Image: Bit ist       Image: Step     Image: Bit ist	
NSE:400022BC       E4 DB004       pop       {r11}       formula       formula	FIQ: R8 0 R9 0 R10 0 R11 0 R12 0 R13 E827E000
47 NSR:400022C0 NSR:400022C4 NSR:400022C8       { 12 280B008 E240D00C       yush sub sub sub sub sub sub sub sub sub sub	R14 0 SPSR 10 IRQ: R13 40005F48
register int regvar;     /* initia       static int fstatic = 44;     /* initia       static int fstatic2;     /* not in	R14 40002354 SPSR 2000001F
B:: components trace Data Var List PERF SYStem Step other	previous
NSR:400022BC \\rtcsdemo_pic_armv7a\midi\func1+0x2C SieveDemo stopped	MIX UP 🖽



- Memory addresses with "access class"
  - If not explicitly specified, windows follow current CPU mode
  - Overriding is possible: see examples below

🚻 B::Data.dump 0x40	000000	C		23
address	0	4	01234567	
NSD:40000000	▶E1A00000	E1A00000	NNAENNAE 00010001	
NSD:40000008	E1A00000	EAFFFFFB	NNAEFFFE UU01BFFA	
NSD:40000010	87BE51E0	78567081	5Q291pV{	=
NSD:40000018	9791B3A9	991D6FAC	45994019 95172019	Ŧ
			Þ	н

101 B::Data.d	lump ZS:0;	×40000000	C		8
;	address	0	4	01234567	
ZSD:400	000000	♦E1A00000	E1A00000	NNAENNAE UUO1UUO1	
ZSD:400	000008	E1A00000	EAFFFFB	NNAEFFFE UU01BFFA	
ZSD:400	000010	95ADA736	559F08B7	69829520	
ZSD:400	000018	B7F55AED	74DD3B3B	5Z59;;St	Ŧ
				Þ	æ

📰 B::List U:sieve				
🕨 Step 뵭 Over		Ç Nb 🕒	Go] II	
addr/line	code	label	mnemon	ic 🔄
186 NUR:40002898 NUR:4000289C NUR:400028A0	int sieve { E92D0870 E28DB00C E24DD008 E59F30A4	() sieve:	push add sub 1dr	{r4-r6, r11,r13 r13,r13 r3,0x40 ▼



- Mapping of access classes for memory accesses
  - D: Data, *P: Program*, R: aRm code, T: Thumb code
  - S: kernel modes ("Supervisor"), U: User mode
  - N: Non-secure, Z: secure+monitor ("Zone"), H: Hypervisor
    - These access classes map MMU tables (see next slides)
  - A: physical ("Absolute") access (see next slides)
  - E: run-time access ("Emulation", aka dual-port, see next slides)

號: B::Data.dump EA:0x	100			×
address	0	4	01234567	
EANSD:0:0000100	♦E320F000	E320F002	NF ESF E	
EANSD:0:0000108		E320F000	FFFENF E	
EANSD:0:0000110	E320F002	EAFFFFFD	SF EFFFE XO-BDFFA	=
EANSD:0:0000118	E320F000	E320F002	NF ESF E	-
	∢			►



- Mapping of access classes for memory accesses
  - Combinations: e.g.
    - ZUT:
      - Secure zone, user mode, thumb code
    - ANSD:
      - Non-secure zone, supervisor mode, data, physical address
    - EAHR:
      - Dual-port access to physical hypervisor arm code BUT:
      - Note: "H" not visible at bus with "E",
      - Note: MMU/caching issues with "E"
  - C: "CPU" access = current CPU mode access
  - Several others, not mentioned here (e.g. coprocessor access)
    - See debugger\_arm.pdf, chapter "Access Classes"



#### **TrustZone And CPU Modes In TRACE32**

- MMU mapping of zones and access classes
  - Non-secure zone (N:)
    - MMU.List NonSecPageTable
    - MMU.List IntermedPageTable
  - Hypervisor (H:)
    - MMU.List HypPageTable
  - Secure zone (Z:)
    - MMU.List SecPageTable
  - "Current" CPU mode
    - MMU.List PageTable

	🔀 Bommulli	ist NonSecPageT	able											
	addre	255	physical			sec	d	size		permis	sions			
	N:00000000 N:01400000	)013FFFFF )01407FFF )3FFFFFFF	I:00:0140000	001	407FF			0000		P:read		~		
e		)40006FFF	I:00:2000000	020	006FF	F   ns		00001	1000   1	P:read	lwrite 🛛			
	N:4000700 N:F100000 N:F100800		: IntermedPageTa											
ble	N:FC00000		ress 100013FFFFF	phys	ica I				sec (	d si	ze	permiss	sions	
		I:00:014000	100013FFFFF 10001407FFF 1001FFFFFFF				- · ·	07FFF	ns		001000	read/wr		^
			0020006FFF	A:0	0:810	00000	810	06FFF	ns	00	001000	read/wr	rite	
🔀 B::MMU.I	.ist HypPageTa		INN3FFFFFFF								x	read/wr		ш
addr	ess	physical			sec	d	size		perm	issio	ns 🚽	read/wr	rite	
H:0000000 H:4000000	03FFFFFFF 040005FFF	AH:00:830	8000083085	5FFF	ns			1000		adwri		read/wr	rite	
	06663FFFF 0 <u>66646FFF</u>		8000083086	SFFF	ns		0000	1000	P:re	adwri	te 🔲	read/wr	rite	-
H:6664700	🛚 🔀 В::ММИ.	List SecPageTa	ble										×	H
,		ress	physical				se	c d	size	9	permi	ssions		
	Z:4000000	)03FFFFFF )040005FFF )06663FFFF	AZ:00:840	00000	840	)05FF	Fs		0000	)1000	P:rea	dwrite	*	
	Z:6664000	0066646FFF 00FCFFFFFF	AZ:00:840	00000	840	)06FF	Fs		0000	)1000	P:rea	dwrite	н	
	Z:FD00000	00FD005FFF 00FFFFFFFF	AZ:00:8550	AZ:00:8550000085505FFF s 00			0000	1000	P:rea	dwrite	Ŧ			
				III								•		

Note: MMU.List without parameters shows fixed, manual entries!




#### Rudi Dienstbeck • June 07, 2016

#### ARM® CORTEX®-A/-R EXPERT DAY

- "Physical" addresses / access class A:
  - Physical is unambiguous? No it isn't!
    - AZSD: is different from ANUP!
  - S/U state visible on AMBA bus  $\rightarrow$  distinction possible!
  - Zone also distinguishable on physical bus:
    - AN: might not "see" physical secure memory
    - AZ: might see different memory/peripheral than AN:
    - While in non-secure mode, override with AZ:
      - If CPU lets us do it (secure debug enabled)

mp ANS	D:0×F1001080	)								
dress	0	4	8	C	012345678	9ABCDEF				
01080	+00000000		00000000	00000000		00000000	A			
01090	00000000	00000000	00000000	00000000	00000000000	00000000	-			
						Þ				
	0401									
	ioi B::Data.	dump AZSI	):0×F1001080						2	٢.
		address	0	4	8	C	0123	456789ABCD8	F	
	AZSD:0:F1	1001080	FE00FFFF	335566AA	OFFOOFFO	5500AA00	FFNF	AFU35555NAN	,U	
	AZSD:0:F1	1001090	00000000	00000000	00000000	00000000	0000		NN	Ŧ
									Þ.	
	Idress	Idress 0 11080 +00000000 11090 00000000 4 200000000 4 AZSD:0:F1	1080 +0000000 0000000 00000000 00000000 4 1111 B::Data.dump AZSI address	Idress         0         4         8           11080         +00000000         00000000         00000000           11090         00000000         00000000         00000000           11090         4         ###         B::Data.dump AZSD:0xF1001080           address         0         AZSD:0:F1001080         +FE00FFFF	Idress         0         4         8         C           11080         +00000000         00000000         00000000         00000000           11090         +00000000         00000000         00000000         00000000           11090         +00000000         00000000         00000000         00000000           11090         -         -         -         -           11090         -         -         -         -           11090         -         -         -         -           11090         -         -         -         -           11090         -         -         -         -           11090         -         -         -         -           11090         -         -         -         -           11090         -         -         -         -           11090         -         -         -         -           11000         -         -         -         -           11000         -         -         -         -           11000         -         -         -         -           11000         -         - <th>Idress 0 4 8 C 012345678 1080 +00000000 00000000 00000000 00000000</th> <th>Idress         0         4         8         C         0123456789ABCDEF         1           11080         +00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         0000000000         000000000         0000</th> <th>Idress         0         4         8         C         0123456789ABCDEF           11080         +00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         0000000000         000000000         0000000000</th> <th>Idress         0         4         8         C         0123456789ABCDEF         1080           11080         +00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         0000000000         0000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         0000000000         0000000000         0000000000         0000000000         0000000000         00000000000         0000000000         000000000</th> <th>Idress         0         4         8         C         0123456789ABCDEF           11080         +00000000         00000000         00000000         00000000         00000000           01090         00000000         00000000         00000000         00000000         00000000           11090         +         #         C         0123456789ABCDEF           ###         B::Data.dump         AZSD:0xF1001080         #         C         0123456789ABCDEF           AZSD:0:F1001080         +         FE00FFFF         335566AA         OFF00FF0         5500AA00         #         %</th>	Idress 0 4 8 C 012345678 1080 +00000000 00000000 00000000 00000000	Idress         0         4         8         C         0123456789ABCDEF         1           11080         +00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         0000000000         000000000         0000	Idress         0         4         8         C         0123456789ABCDEF           11080         +00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         0000000000         000000000         0000000000	Idress         0         4         8         C         0123456789ABCDEF         1080           11080         +00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         00000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         0000000000         0000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         000000000         0000000000         0000000000         0000000000         0000000000         0000000000         00000000000         0000000000         000000000	Idress         0         4         8         C         0123456789ABCDEF           11080         +00000000         00000000         00000000         00000000         00000000           01090         00000000         00000000         00000000         00000000         00000000           11090         +         #         C         0123456789ABCDEF           ###         B::Data.dump         AZSD:0xF1001080         #         C         0123456789ABCDEF           AZSD:0:F1001080         +         FE00FFFF         335566AA         OFF00FF0         5500AA00         #         %



🛄 В:	Regist:	er.view				×	
T _ J _ sys	R12 R13 R14	FFFFA7B9 40005670 4000240C	R12 R13 R14 SPSR	0 E827E000 0 10		<b>^</b>	
SBC A _	SVC: R13	400061E0 III	IRQ: R13	40005F48	Þ	<b>▼</b> 	
🛷 B:	:PER						
	SCR	0000000	4 SII AW FIC		Not	mitt all itor	lowed
•				111			



- Run-Time access class E:
  - E.g. SYStem. MemAccess DAP
    - DAP-Access to ARM internal bus (APB/AHB/AXI)
    - Caution: Cache invisible!
      - With write-back cache, you'll see old/invalid data!
    - MMU Translation with debugger may not be possible!
  - E.g. SYStem.CpuAccess Enable
    - Debugger stops CPU shortly to read data
    - Caution: heavy run-time impact!

🚻 B::Data.dump EA:0x	100			×
address	0	4	01234567	
EANSD:0:0000100	♦E320F000 8	E320F002	NF ESF E	
EANSD:0:0000108	EAFFFFFD B		FFFENF E	
EANSD:0:0000110	E320F002 H	EAFFFFFD	SF EFFFE X0-3DFFA	
EANSD:0:0000118	E320F000 H	E320F002	NF ESF E	Ŧ
			•	ъł



- Memory visibility with zones
  - Depending on CPU hardware implementation, secure zone may be inaccessible! (Secure debug disabled)
  - Depending on CPU mode, some memory may be invisible in non-secure zone! See slide about physical access (AN:/AZ: difference)




# Agenda

- TrustZone And CPU Modes In TRACE32
- Default Behavior Of The Debugger
- Special TrustZone Support
- Debugging Through The Zones
- Outlook To Multiple Guests



#### **Default Behavior Of The Debugger**

- Symbols are independent of the CPU mode and TrustZone
  - List window always shows code matching to symbol address, regardless of zone / access class
  - Debugger accesses variables with the current CPU mode
  - Symbols are only divided in P: and D: (see sYmbol.List)
  - Access class override is possible!





#### **Default Behavior Of The Debugger**

- Breakpoints are independent of the CPU mode and TrustZone
  - Software breakpoints are written to the code with current CPU mode
  - Onchip breakpoints react regardless of current CPU mode

💥 Delete All	O Disable Al	Enable All	🛇 Init	🖉 Impl	Store	😤 Load	🙆 Set
address		/pes	impl				
ZR:0 NR:0	0001770 Pr 0001D50 Pr	rogram rogram	ONCHIP SOFT	main sieve			

#### • CAUTION:

- Each zone (non-secure, secure, hypervisor) has an own MMU translation!
- If the translation is different for each zone, symbols may not match!
- Software breakpoints may be set into wrong code!
- Onchip breakpoints may halt where not desired



# Agenda

- TrustZone And CPU Modes In TRACE32
- Default Behavior Of The Debugger
- Special TrustZone Support
- Debugging Through The Zones
- Outlook To Multiple Guests



#### Special TrustZone Support

- Support of TrustZones with so called "Zone Spaces"
  - SYStem.Option ZoneSpaces ON
- Symbols are mapped to a specific zone (N: / H: / Z:)

B::sYmbol.name T32\_DCC\_

\\hypdemo\_ram\_arm\_v7' \\securedemo\_pic\_arm' \\rtosdemo\_pic\_armv7a'

- E.g.: Data.LOAD.Elf symbols.elf H:0
- sYmbol.name shows symbols mapped to zones
- List window matches only source code loaded to appropriate zone
- Accessing symbols/variables automatically uses appropriate zone
- Accessing symbols or addresses uses appropriate MMU decoding

SIMPLE_	SEND							×
pat t32dcc t32dcc t32dcc t32dcc	\ T32_D0 \ T32_D0	CC_SIN CC_SIN	1PLE_SEND 1PLE_SEND 1PLE_SEND	1.1.0.1.0	add	ZP:4000	143440001 253C40002 45E040004	5B3
	Step		void T32_D E52DB004 E28DB000 E24DD014 E50B0010	Return	END(char PLE_SEND	▶ Go mnemon * pBuffer	) { {r11} r11,r13,#0> r13,r13,#0>	ode 667 (0 (14 (14)×10]
es	,		Var.View state 0:0x40002A5 (63, 241, 2 (104, 31, 1 (18, 14, 20 (117, 134,	58] state = 202, 161), 172, 9), 12, 48),	• 0x40002			



#### Special TrustZone Support

#### Breakpoints are "zone aware"

- Software breakpoints set on symbols are automatically set in correct code
- Software breakpoints on addresses follow the access class
- Onchip breakpoints react in specified zone/access class only

🕲 B::Break.List				×
💥 Delete All 🔘 Disa	ible All 🔘 Ena	ole All 📃 🚫 İr	nit 🖉 Impl 😰 Store 🔀 Load 🔯 Set	
address	types	impl		
NR:41003200	Program	ONCHIP	NR:0x41003200	
ZR:4000253C	Program	ONCHIP	\\securedemo_pic_arm\t32dcc\T32_DCC_SIMPLE_SEND	
HR:40001434	Program	SOFT	\\hypdemo_ram_arm_v7\t32dcc\T32_DCC_SIMPLE_SEND	$\overline{\mathbf{v}}$
	]∢		- F	зđ



# Agenda


- TrustZone And CPU Modes In TRACE32
- Default Behavior Of The Debugger
- Special TrustZone Support
- Debugging Through The Zones
- Outlook To Multiple Guests



#### **Debugging Through The Zones**

#### Demo hardware

- TRACE32 PowerDebug PRO + PowerTrace PX + Debug Cable Cortex-A/R + ETM Preprocessor
- Renesas Lager Board
- CPU: R-CarH2 (Quad Cortex-A15, Quad Cortex-A7)





#### **Debugging Through The Zones**

- Demo application running on Cortex-A7
  - small hand-written monitor for switching secure/non-secure
    - MMU mapping: Z:0x40001200--0x400012ff AZ:0x84001200
  - small hand-written hypervisor
    - MMU mapping: H:0x40001100--0x40001fff AH:0x83081000
  - Decryption (AES) demo in secure mode
    - MMU mapping: Z:0x40001300--0x40002fff AZ:0x84001300
  - FreeRTOS running in non-secure mode
    - MMU mapping: N:0x40001000--0x40006fff I:0x20001000 AN:0x81001000
    - FreeRTOS Awareness set to work on non-secure mode only TASK.ACCESS N:



-		

24/46

۵	B::TERN	1	
			NonSecure
0:	Hello	from	Hypervisor
			NonSecure
1:	Hello	from	Hypervisor
1:	Hello	from	Secure
			NonSecure
2:	Hello	from	Hypervisor
2:	Hello	from	Secure
3:	Hello	from	NonSecure
3:	Hello	from	Hypervisor
			Secure

#### **Debugging Through The Zones**

#### Demo application running on Cortex-A7

Overlapping virtual addresses in all three zones!
 MMU tables are set up to map each zone to a different physical address

🔀 B::MMU.List NonSecPage	Table			- • •		🔀 B::MMU.List IntermedPageTal	ole				- • ×
address	physical	sec d	size	permissions 🔤		address	physical	sec	d	size	permissions
N:00000000013FFFF N:0140000001407FFF N:014080003FFFFFFF	I:00:0140000001407FFF	ns	00001000	P:readwrite		I:00:00000000013FFFF I:00:0140000001407FFF I:00:014080001FFFFFF	A:00:0140000001407FFF	ns		00001000	read/write
N:400000040006FFF N:40007000F0FFFFF	I:00:200000020006FFF	ns	00001000	P:readwrite		I:00:2000000020006FFF I:00:200070003FFFFFFF	A:00:8100000081006FFF	ns		00001000	read/write
N:F1000000F1007FFF	I:00:F1000000F1007FFF	ns	00001000	P:readwrite	н	I:00:4000000040001FFF I:00:40002000A00FFFFF	A:00:8200800082009FFF	ns		00001000	read/write
N:F1008000FBFFFFFF N:FC000000FC001FFF	I:00:400000040001FFF	ns	00001000	P:readwrite 👻		I:00:A0100000A0163FFF I:00:A0164000A01FFFFF	A:00:A0100000A0163FFF	ns		00001000	read/write
	• III			► ai		I:00:A0200000A0263FFF I:00:A0264000F0FFFFFF	A:00:A0200000A0263FFF	ns		00001000	read/write
🔀 B::MMU.List HypPageTab	le			- • •		I:00:F1000000F1007FFF I:00:F1008000FFFFFFFF	A:00:F1000000F1007FFF	ns		00001000	read/write
address H:00000003FFFFFF	physical	sec d	size	permissions			< III				۱.
H:4000000040005FFF	AH:00:8308000083085FFF	ns	00001000	P:readwrite 盒							
H:400060006663FFFF H:6664000066646FFF H:66647000FFFFFFFF	AH:00:8308000083086FFF	ns	00001000	P:readwrite 🖵							
	•			E. 4							
🔀 B::MMU.List SecPageTabl	e										
address	physical	sec d	size	permissions							
Z:000000003FFFFFF											
Z:4000000040005FFF	AZ:00:8400000084005FFF	S	00001000	P:readwrite							
Z:400060006663FFFF Z:6664000066646FFF	AZ:00:8400000084006FFF	s	00001000	P:readwrite 🗐							
Z:66647000FCFFFFF Z:FD000000FD005FFF Z:FD006000FFFFFFFF	AZ:00:8550000085505FFF	s	00001000	P:readwrite 🖕							
	•	1 1	1	E H				_			
					-						

#### **Debugging Through The Zones**

#### Accessing symbols

🖋 Return 👌 Up

llabel |mnemonic

add

suh

1dr

add

[B::List \\freertos\\main ]

N Step 🖌 Over

addr/line code

209

210

NSR:40001E38

NSR:40001E3C

NSR:40001E40

NSR:40001E44

NSR:40001E48

NSR:40001E4C

int main() {

24DD014

59F415C

08F4004

EBFFFDBC

1

Init();

92D4810 main: push

- Different set of symbols for each zone
  - E.g.: each zone has its own "main"

- - X

commen

🖌 Return 🔥 Up

llabel |mnemonic

add

{r11}

addr/line code

25 ZSR:40001680

26 ZSR:40001694

📰 B::List \\aes\\main

ZSR:40001684

ZSR:40001688

ZSR:4000168C

ZSR:40001690

r11,r13,#0x0

N Step 🖌 Over 🚽 🖌 Return 🕐 Up

28DB004

24DD010

50B0010

50B1014

E3A03031

commen

|label |mnemonic

add

sub

str

str

MOV

int counter = '1';

int main(int argc, char\* argv[])

92D4800 main: push

- • ×

commen

; r11, ; r13,

; r3,# 🔻

🕨 Go 📲 Break 🎇 Mode 😹

{r11,r14}

r3.#0x31

r11,r13,#0x4

r13,r13,#0x10

r0,[r11,#-0x10]

r1,[r11,#-0x14]

🕨 Go 📲 Break 🕅 Mode 😹

🕒 Go 📗 Break 🕅 Mode 😹

{r4,r11,r14}

r11,r13,#0x8

r13,r13,#0x14

r4,0x40001FA8

- 14

int main() {

28DB000

1200070

•

52DB004 main: push

111

asm volatile(

r4,pc,r4

addr/line code

31

33

B::List \\hv\\main

🕨 Step 🛛 🛸 Over

HR:4000135C

HR:40001360

HR:40001364


Λ×	<b>1</b>	Type:	Symbols
symbol	type	address	
aes freertos			
hv			

🤰 B::sYmbol.name main				×
path	symbol	type	address	
\\hv\hypdemo\	main	(int ())	HP:4000135C4000136F	*
\\aes\securedemo\	main	(int ())	ZP:400016804000170F	
\\freertos\rtosdemo\	main	(int ())	NP:40001E3840001FD3	-
	•			▶



## **Debugging Through The Zones**

- Accessing symbols
  - Variables automatically point to the correct zone



Different code and different source for each zone

N Step N € 0 addr/line	over My Diverge ✔ Return ▲ Up loode label manemonic	B::List H:0x40001400				×			
480 NSR:40001400	MOVS PC, LR E1B0F00E movs pc	📄 Step 📑 Over 🛃 Diverg	ge <b>∉</b> Return <b>⊄</b> abel mnemoni	📰 B::List Z:0x400					×
485 NSR:40001404 486	<pre>switch_before_exit:</pre>	HR:40001400 E3530012 HR:40001404 0A000004 HR:40001408 E3530013 HR:4000140C 0A000003 HR:40001410 E3530001 HR:40001414 0A000000	cmp beq cmp beq cmp beq	N Step N addr/line 90 ZSR:40001400	Over Diverge code labe bne init 1AFFFF9 init_done:	l mnemo		Break [  Mod comment ; init	e 65
NSR:40001408	E7890001 str r0	62 def	ault: break; W	94 ZSR:40001404	E59F30B0 goma		r3,0x400014BC		
				95 ZSR:40001408	add r3, E0833007	r/ add	r3,r3,r7		•



LAUTERBAUF

DEVELOPMENT

#### ARM® CORTEX®-A/-R EXPERT DAY

#### **Debugging Through The Zones**

Breakpoints can be set in any zone

🕲 B::Break.List				x
💥 Delete All 🔘 Dis	able All 🔘 Enabl	le All 🚫 Init	🖉 Impl 😰 Store 🔀 Load 🔯 Set	
address	types	impl		
NR:40001DF0	Program	SOFT	vSmcCrypto\4	~
ZR:400016A8	Program	SOFT	\\aes\securedemo\main\6	
HR:4000138C	Program	SOFT	TRACE32_HYP_Handler	$\overline{\mathbf{v}}$
	] (		4	·


List.auto and Register windows follow current zone

💥 Delete All 🚺 🔿 Dis	sable All 🔘 Enable All	🛛 🛇 Init	Impl Store	🔀 Load 🛛 🔞 Set	L	N _ RO	A7		08080808	*	
ddress	types	impl	•			ZZR1 CCR2	0C 40	R9 R10	U 10101010		
NR:40001DF0	Program	SOFT V	/SmcCrypto\4			V _ R3	40	R11	40002D0C		
			\\aes\securedemo\ma			Q _ R4	40002A50	R12	100022000		
HR:4000138C	Program	SOFT T	TRACE32_HYP_Handler		-	R5 R5	40002A50	R13	40002CF8	=	
	_ ∢				► at	0 <u> </u>	06060606		400016A8		
						1 <u> </u>	0	PC	400016A8		
-						2 <u></u> SP	SR <mark>6000001F</mark>	CPSR	600001D3		
B::List.auto						3	D -	ETA -			
						4 115	R:	FIQ:			
N Step		🖌 🖌 Return	🕐 Up 📄 🕨 Go	📕 Break 🛛 🕅 Mo	de 😹						
		el Imnemo	ĊUp ►Go		de 😹		08080808	R8 -	0		
addr/line	code labe	el mnemo	onic	comment		R8 R9	08080808 0	R8 R9			
addr/line		el  mnemo bl		comment ; SMC_CRYPT_RE			08080808 0 0 10101010	R8 R9 R10			
addr/line ZSR:400016A4 31 ZSR:400016A8	Code  labe EBFFFFA7 E24B300C	el  mnemo bl	onic 0x40001548	comment ; SMC_CRYPT_RE		R8 R9 I I R1 F F R1 R1	08080808 0 10101010 1 40002D00 2 1	R8 R9 R10 R11 R12	0 0 0 0 0		
addr/line ZSR:400016A4 31 ZSR:400016A8 ZSR:400016AC	code   1abe  EBFFFFA7  E24B300C  E1A00003	el mnemo bl T32_DCC_S sub cpy	onic 0x40001548 SIMPLE_SEND(&counter r3,r11,#0x0C r0,r3	<pre>comment ; SMC_CRYPT_RE r); ; r3,r11,#12</pre>	ETURN	R8 R9 I I R1 F F R1 R1 T _ R1	08080808 0 10101010 1 40002D0C 2 1 3 400058A0	R8 R9 R10 R11 R12 R13			
addr/line ZSR:400016A4 31 ZSR:400016A8 ZSR:400016AC ZSR:400016B0	Code  labe EBFFFFA7 E24B300C	el  mnemo bl T32_DCC_S sub cpy bl	onic 0x40001548 SIMPLE_SEND(&counter r3,r11,#0x0C r0,r3 0x4000253C	<pre>comment ; SMC_CRYPT_RE r);</pre>	ETURN	R8 R9 I I R1 F F R1 R1	08080808 0 10101010 1 40002D0C 2 1 3 400058A0	R8 R9 R10 R11 R12 R13 R14	0 0 0 E827E000 0		
addr/line ZSR:400016A4 31 ZSR:400016A8 ZSR:400016AC ZSR:400016B0 32	Code  1abe EBFFFFA7 E24B300C E1A00003 EB0003A1	el  mnemo bl T32_DCC_S sub cpy bl counter++	onic 0x40001548 SIMPLE_SEND(&counte: r3,r11,#0x0C r0,r3 0x4000253C	<pre>comment ; SMC_CRYPT_RE ; SMC_CRYPT_RE ; r3,r11,#12 ; T32_DCC_SIMF</pre>	ETURN	R8 R9 I I R1 F F R1 R1 T _ R1 J _ R1 SVC	08080808 0 10101010 1 40002D0C 2 1 3 400058A0	R8 R9 R10 R11 R12 R13	0 0 0 E827E000 0		
addr/line ZSR:400016A4 31 ZSR:400016A8 ZSR:400016AC ZSR:400016B0 32 ZSR:400016B4	Code  labe EBFFFFA7 E24B300C E1A00003 EB0003A1 E51B300C	el  mnemo bl T32_DCC_S sub cpy bl counter++ ldr	<pre>pnic 0x40001548 SIMPLE_SEND(&amp;counter r3,r11,#0x0C r0,r3 0x4000253C *; r3,[r11,#-0x0C]</pre>	<pre>comment   SMC_CRYPT_RE   SMC_CRYPT_RE ; r3,r11,#12 ; T32_DCC_SIMF</pre>	ETURN	R8 R9 I I R1 F F R1 R1 T _ R1 J _ R1 J _ R1 SVC SEC	08080808 0 10101010 1 40002000 2 1 3 40005840 40001384	R8 R9 R10 R11 R12 R13 R14 SPSR	0 0 0 0 E827E000 0 10		
addr/line ZSR:400016A4 31 ZSR:400016A8 ZSR:400016AC ZSR:400016B0 32 ZSR:400016B8	Icode          labe           EBFFFFA7         E24B300C           E1A00003         E80003A1           E51B300C         E2833001	el mnemo bl T32_DCC_S sub cpy bl counter++ ldr add	<pre>pnic</pre>	<pre>[comment ; SMC_CRYPT_RE ; r3,r11,#12 ; T32_DCC_SIMF ; r3,r3,#1</pre>	ETURN	88 R9 I I R1 F F R1 T _ R1 J _ R1 J _ R1 SVC SVC SVC SVC	08080808 0 10101010 1 40002D0C 2 1 3 400058A0 4 40001384 C:	R8 R9 R10 R11 R12 R13 R14 SPSR IRQ:	0 0 0 E827E000 0 10		
addr/line ZSR:400016A4 31 ZSR:400016A8 ZSR:400016AC ZSR:400016B0 32 ZSR:400016B4	Code  labe EBFFFFA7 E24B300C E1A00003 EB0003A1 E51B300C	el  mnemo bl T32_DCC_S sub cpy bl counter++ ldr add str	<pre>pnic 0x40001548 SIMPLE_SEND(&amp;counter r3,r11,#0x0C r0,r3 0x4000253C *; r3,[r11,#-0x0C]</pre>	<pre> comment ; SMC_CRYPT_RE ; r3,r11,#12 ; T32_DCC_SIMF ; r3,r3,#1</pre>	ETURN	R8 R9 I I R1 F F R1 R1 T _ R1 J _ R1 J _ R1 SVC SEC	08080808 0 10101010 1 40002D0C 2 1 3 400058A0 4 40001384 C: 3 40002CF8	R8 R9 R10 R11 R12 R13 R14 SPSR IRQ: R13	0 0 0 0 E827E000 0 10	Ŧ	

## **Debugging Through The Zones**

#### Stepping through the mode changes

We start in non-secure zone



Non-secure executes "smc #0"

📕 Step 🛛 🖌	Over 🛛 🛃 Diverge 🖌 🖋 Re	eturn	🔁 Up 🔰 🕨 Go	📕 Break 🛛 🎇 Mode	) 😹 Find:
addr/line		mnemon	ic	comment	
	.globl SMC_CRYPT_C	ALL			*
	SMC_CRYPT_CALL:				
5	push {r0-r12,r1	4}			
NSR:400014F0	E92D5FFF SMC_CRYP.		{r0-r12,r14}		
6	mrs r0,cpsr				
NSR:400014F4	E10F0000	mrs	r0,cpsr		-
NSR:400014F8	mrs r1,spsr F14F1000		ed over		=
NSK:400014F6	push {r0-r1}	mrs	r1,spsr		
NSR:400014FC	E9200003	push	{r0-r1}		
9	mov r0,#0x1	P			
NSR:40001500	E3A00001	mov	r0,#0x1	; r0,#1	
10	smc #0				
NSR:40001504 11	E1600070 pop {r0-r1}	SMC	#0×0		
NSR:40001508	E8BD0003	pop	{r0-r1}		-
1.5111 10001000	4	III	0010		▶


N _	RO	1	R8	08080808	
ΖZ	R1	6000001F	R9	40001030	
C C	R2	F1002004	R10	10101010	
Y - 1	R3	0	R11	400058F4	=
Q _	R4	04040404	R12	12121212	-
	R5	05050505		400058A0	
0 _	R6	06060606		40001E30	_
1 _	R7	07070707	PC	40001504	
2 _	SPSR		CPSR	6000001F	
3 🗌					
4 _	USR:		FIQ:		
	R8	08080808	R8	0	
	R9	40001030	R9	0	
T	R10	10101010	R10	0	
		400058F4	R11	0	
Ê _	R11				
Ê _	R12	12121212	R12	Ō	
ĒΞ Τ_	R12 R13	12121212 400058A0	R12 R13	0 E827E000	
F _ T _ J _	R12	12121212	R12 R13 R14	0 E827E000 0	
F _ T _ J _ sys	R12 R13	12121212 400058A0	R12 R13	0 E827E000	
F _ T _ J _ sys nsec	R12 R13	12121212 400058A0	R12 R13 R14	0 E827E000 0	




## **Debugging Through The Zones**


#### Stepping through the mode changes

Single step into hypervisor (set TrOnchip.HENTRY ON)



Debug hypervisor until switch to monitor









## **Debugging Through The Zones**

- Stepping through the mode changes
  - Hypervisor executes "smc #0"



• Step into monitor mode (note: "nsec" not valid due to monitor mode)

	)ver 🛃 Diverge 🖌 Return 💆 Up 💽 🕨 Go	🚺 Break 🛛 🎇 Mode 😹	Find:
addr/line		comment	
	.section .isr_vector,"ax"		
	isr_vector_base:		
28	b _start /* Reset */		
	EA000008isr_ba:b 0x40001228	; _hang	
29	b _hang /* Undef */		
	A000007 b 0x40001228	; _hang	
30	ldr pc,.MON_Handler /* SWI */		
ZSR:40001208	B59FF010 ldr pc.0x40001220		
31 75P+40004200	b _hang /* PAbort */		
	A000005 b 0x40001228	; _hang	
32	b _hang /* DAbort */	. hana	
ZSR:40001210 33	EA000004 b 0x40001228 b hang /* Hyp */	; _hang	=
	b_hang /* Hyp */ EA000003 b 0x40001228	; _hang	
258:40001214	b_hang /* IR0 */	, Luany	_
	EA000002 b 0x40001228	: _hang	







## **Debugging Through The Zones**


#### Stepping through the mode changes

Monitor sets up secure mode and executes "rfe"



Step into secure zone








#### ARM<sup>®</sup> CORTEX<sup>®</sup>-A/-R EXPERT DAY

## **Debugging Through The Zones**

#### Stepping through the mode changes

Debug secure zone until switch to monitor 



Secure executes "smc #0" 

📕 Step 🛛 🖌	Over 🛛 🛃 Diverge 🛛 🖋 I	Return	🕑 Up 🔰 🕨 Go	📕 Break 🛛 💆	🛾 Mode 😹 Find:
addr/line		mnemor	nic	comment	
5	SMC_CRYPT_RETURN:	4.41			A
ZSR:40001548	push {r0-r12,r E92D5FFF SMC_CRYP		{r0-r12,r14}		
6 ZSR:4000154C	mrs r0,cpsr E10F0000	mrs	r0,cpsr		
7 ZSR:40001550	mrs r1,spsr E14E1000	mrs	r1,spsr		
ZSR:40001554	push {r0-r1}	push	{r0-r1}		_
9	mov r0,#0x1				=
10	E3A00001 smc #0	mov	r0,#0x1	; r0,#1	
ZSR:4000155C	E1600070	SMC	#0×0		
11 ZSR:40001560	<b>pop {r0-r1}</b> E8BD0003	рор	{r0-r1}		
12 ZSR:40001564	msr spsr,r1 E169F001	msr	spsr,r1		-
	4				► g

Ν	RO	1	R8	08080808	
ΖZ	R1	6000001F	R9	0	
C C	R2	40	R10	10101010	
V _	R3	0	R11	40002D0C	Ξ
Q _	R4	40002A50	R12	1	-
	R5	40002A50	R13	40002CB8	
0 _	R6	06060606	R14	400016A8	
1 _	R7	0	PC	4000155C	
2 _	SPSR	6000001F	CPSR	600001D3	
3 🗌					
4 _	USR:		FIQ:		
	R8	08080808	R8	0	
	R9	0	R9	0	
II	R10	10101010	R10	0	
FF	R11	40002D0C	R11	0	
	R12	1	R12	0	
Π_	R13	400058A0	R13	E827E000	
J _	R14	40001384	R14	0	
SVC			SPSR	10	
sec					Ŧ

0

0

0

0

0

10



#### ARM<sup>®</sup> CORTEX<sup>®</sup>-A/-R EXPERT DAY

## **Debugging Through The Zones**

10101010

400012E0

40001560

E827E000

0

0

0

10

R11 40002D0C

6000001F

40002A50

40002A50

06060606

08080808

10101010

40002D0C

400058A0

40001384

40 R10

-R9

R12

R14

FIQ: R8

R9

R10


R11

R13


SPSR

R14

- Stepping through the mode changes
  - Step into monitor mode



Monitor sets up non-secure mode and executes "rfe" 






## **Debugging Through The Zones**

#### Stepping through the mode changes

Monitor mode returns to hypervisor



Hypervisor executes "eret"


	Diver 🛃 Diverge			Break	🎇 Mode 😹	Find:
	code  labe]	l mnemor	nic	comment		
15 HR:400012D8	nop					*
16		nop				
HR:400012DC	nop E320E000	nop				
17	ldmfd sp!,					
HR:400012E0	ESBDOOOF	pop	{r0-r3}			
18	msr spsr_hy	7p,r2				
HR:400012E4	E16EF302	msr	spsr_hyp,r2			
	msr sp_svc					=
HR:400012E8			sp_svc,r1			
20 HR:400012EC	msr elr_hyp	o,rU ∭sr	elr_hyp,r0			
21	pop {r0-r12		en Liyp, io			
HR:400012F0	E8BD5FFF	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	{r0-r12,r14}			
22	eret	E - E				
HR:400012F4	E160006E	eret				- 11
						-

N Z Z	RO R1	6000001E	R8 R9	08080808 40001030	*
ĉζ	R2	F1002004	R10	10101010	
V -	R3	0	R11	400058F4	Ξ
Q -	R4 R5	04040404 05050505	R12 R13	12121212 40001600	
0_	R6	06060606		40001E30	
1 -	R7	07070707	PC	400012F4	
2 -	SPSR	6000001F	CPSR	6000019A	
4 <u>-</u>	USR:		FIQ:		
	R8	08080808	R8	0	
ΙI	R9 R10	40001030 10101010	R9 R10	0 0	
F _	R11	400058F4	R11	0	
L.	R12	12121212	R12	0 E827E000	
Η -	R13 R14	400058A0 40001E30	R13 R14	E827E000	
16 E -		10001200	SPSR	10	
hyp					



## **Debugging Through The Zones**

- Stepping through the mode changes
  - Step into non-secure mode



Return from subroutine, and we're back where we started!

🔪 Step	Dver 🛃 Diverge	🖌 Return	🗶 Up 📄 🕨 Go	📲 Break 🛛 🎇 Mode 😹 Fi	ind:
addr/line	code  labe	1 mnemo		comment	
NSR:40001E08	E51B3008	ldr	r3,[r11,#-0x8]		
NSR:40001EOC	E3530039	cmp	r3,#0x39	; r3,#57	
NSR:40001E10	DA000001	ble	0x40001E1C		
NSR:40001E14	E3A03030	mov	r3,#0×30	; r3,#48	
NSR:40001E18	E50B3008	str	r3,[r11,#-0x8]		
202				[32mHello from NonSecure	
NSR:40001E1C	E59F3010	ldr	r3,0x40001E34		
NSR:40001E20	E08F3003	add	r3,pc,r3		
NSR:40001E24	E1A00003	сру	r0,r3		
NSR:40001E28	EBOOO9EC	b1	0x400045E0	; T32_DCC_SIMPLE_SEND	
203		SMC_CRYPI	CALL();		
NSR:40001E2C	EBFFFDAF	b1	0x400014F0	; SMC_CRYPT_CALL	
204	] }				
NSR:40001E30	EAFFFFEC	b	0x40001DE8		
NSP:40001E34	00002DE0	ded	0x2DE0		
	}				
					Ŧ


Ν	RO	40004C08	R8	08080808	
ΖZ	R1	4C	R9	40001030	
C C	R2	F1002004	R10	10101010	
V _	R3	0	R11	400058F4	Ξ
Q _	R4	04040404	R12	12121212	-
	R5	05050505	R13	400058E0	
0 -	R6	06060606	R14	40001E30	-
1 -	R7	07070707	PC	40001E30	
2 -	SPSR		CPSR	6000001F	
3 - 4	USR:		FIO:		
1 <sup></sup> -	R8	08080808	R8	0	
	R9	40001030	R9	Ŭ	
т	R10	10101010	R10	ŏ	
I –	R11	400058F4	B11	ŏ	
r -	B12	12121212	B12	ŏ	
h	R13	400058E0	R13	E827E000	
μĒ	R14	40001E30	R14	0	
sys			SPSR	10	
nsec.					-



#### **Debugging Through The Zones**

#### Tracing the zones

- The ETM stream contains information about which zone is active
- TRACE32 detects the zone switches and adjusts the access classes to the addresses in the trace.





## **Debugging Through The Zones**

#### Tracing the zones

• Symbol time chart over zone switches

🔂 BoTrace.Chart.sYmbol														- •	×
🔑 Setup 📊 Groups 🔡 Config 🔒 Goto	🔒 🔒 🖓	to ]	👘 Find	🕒 In	] <b>▶</b> ] • Out]	🖸 Full									
		)0s	-1.80	)s	-1.600	)s -	-1.400s	-1.200	s –	1.000s	-800.000m	s -600	.000ms	-400.000	)ms
	ddress 💀				I			I						I	
\\freertos\rtosdemo\vQueueCo	nsume 💀									ļ	ļ				×
\\freertos\rtosdemo\vQueueConsum	еноок мын														
\\freertos\tasks_opt\ <b>vTaskSetTimeOut</b> \\freertos\tasks_opt\ <b>vTaskSuspe</b>									· · · · · · · · · · · · · · · · · · ·						
\\freertos\tasks_opt\ <b>xTaskCheckForT</b>	muArr Mu mo∩ut Wu								· · · ·						
\\freertos\queue_opt\prvIsQueue	Empty Ru														
\freertos\tasks_opt\vTaskPlaceOnEver															
\\freertos\list\vList]	nsert 💀									1111111111					iiii
\\freertos\queue_opt\prvUnlock				1111.] 11			(           (		1111(1111111	1		(((((((((((((((((((((((((((((((((((((((	III III III ÜI		1111
\\freertos\tasks_opt\xTaskResu	meAll 🕕			111111		1111,111111	<b>   </b>				<u>                                     </u>				
\\freertos\Global\FreeRTOS_SWI_Ha	ndler 🔠			II III II II								nini huni	111111111111		
\\freertos\tasks_opt\vTask	De lay														
\\freertos\rtosdemo\vSmc( \\freertos\t32dcc\T32_DCC_SIMPLE				· []								·    ·			
\\freertos\Global\SMC_CRYP1				- 11								- 11			
\\hv\Global\isr	hase WW			·								·    ·			
\\hv\Global\TRACE32_HYP_Handler	Entry RR			· 11								· 11 ·			=
\\hv\hypdemo\TRACE32_HYP_Ha	ndler 💀			· 11								· 11 ·			
\\hv\t32dcc\T32_DCC_SIMPLE	_SEND 🔢														
\\hv\hypdemo\ <b>Hand</b>															
\\hv\Global\Handle_SMC_CRYP1				.											
\\aes\Global\ <b>SMC_CRYPT_F</b>				·											
\\aes\securedemo \\aes\t32dcc\ <b>T32_DCC_SIMPLE</b>															
\\aes\cs2ucc\152_DCC_SIMPLE	crynt W			· ·								- II - I			
\\aes\aes\AES128_CBC_encrypt_t	uffer 🕅														-
, , ,		<	F 4						III						F
1															·



#### **Debugging Through The Zones**

#### Tracing the zones

 Statistics of recorded functions of all zones (interrupt) = hypervisor; (unknown) = secure zone (unknown to RTOS)

B::Trace.STATistic.TREE TASK DEFault												
n 🖉 Setup 👔	oups] 🔡 Config] 📭 Goto ) 📰 Detailed	l) \overline Nesting)	🙀 Chart									
task	tree	total	min	max	avr	count	intern%  1%	2%				
SieveDemo	□ (root)	2.1195	-	2.1195	2.1195	-	6.550%					
SieveDemo	⊢ sieve	1.102s	37.614us	46.356us	40.370us	27288.(1/0)	49.233%					
SieveDemo	— xTaskGetTickCount	6.459ms	0.224us	0.832us	0.237us	27288.	0.288% +					
SieveDemo	— ⊞ func2	300.657ms	10.463us	13.197us	11.018us	27288.(0/1)	9.981%					
SieveDemo	— = func9	221.002ms	7.631us	9.476us	8.099us	27287.	5.273%					
SieveDemo	— I func13	331.460ms	11.672us	15.582us	12.147us	27287.	3.941%					
SieveDemo	└─⊞ xQueueGenericSend	10.908ms	40.062us	42.999us	41.317us	264.	0.041% +					
(interrupt)	⊟ (root)	-	-	-	-	-	0.000%					
(interrupt)	— — → pVectorTable+0x18	45.218ms	18.245us	43.470us	20.507us	2205.	0.470% +					
(interrupt)	├─ vApplicationIRQHandler	33.355ms	14.267us	29.313us	15.127us	2205.	0.433% 🔶					
(interrupt)	│	23.650ms	9.982us	25.022us	10.725us	2205.	0.620% +					
(interrupt)	vTaskSwitchContext	1.335ms	4.440us	5.381us	4.871us	274.	0.059% 🔶					
(interrupt)	└── →isr_base+0x14	4.000ms	2.000ms	2.001ms	2.000ms	2.	<0.001% +					
(interrupt)	└─⊞ TRACE32_HYP_Handler	3.997ms	1.998ms	1.999ms	1.998ms	2.	<0.001% +					
QueueCons	😑 (root)	42.356ms	-	42.356ms	42.356ms	-	0.010% +					
QueueCons	—⊞ xQueueGenericReceive	42.003ms	157.399us	161.478us	158.502us	265.(1/1)	0.098% 🔶					
QueueCons	└── vQueueConsumeHook	112.028us	0.281us	0.855us	0.424us	264.	0.005% +					
Crypto	😑 (root)	3.840ms	-	3.840ms	3.840ms	-	<0.001% ↔					
Crypto	—⊞ vTaskDelay	91.329us	45.854us	45.854us	30.443us	3.(1/1)	<0.001% ↔					
Crypto	T32_DCC_SIMPLE_SEND	3.742ms	2.464us	1.926ms	935.506us	4.	0.167% 🔶					
(unknown)	🖃 (root)	23.459ms	-	23.459ms	23.459ms	-	<0.001% +					
(unknown)	└── -•ZR:0×40001208	7.677us	1.495us	2.193us	1.919us	4.	<0.001%  ↔					
(unknown)	T32_DCC_SIMPLE_SEND	3.554ms	50.572us	1.726ms	888.535us	4.	0.158% 🔶					
(unknown)	└─⊜ decrypt	19.893ms	9.944ms	9.949ms	9.946ms	2.	<0.001%  ↔					
(unknown)	⊢⊞ AES128_CBC_encrypt_buffer	19.874ms	9.936ms	9.938ms	9.937ms	2.	0.001% +					
								·				



#### **Debugging Through The Zones**

- Tracing the zones
  - Task runtime measurements, if one zone contains an RTOS
    - Here: FreeRTOS running in non-secure
    - (unknown) = secure zone, not known to FreeRTOS

🕂 B::Trace.Chart	.TASK											
💋 Setup 👔	iroups)	Coni	ig ] 🔒 Goti	o ) 🔼 Go	oto ] 👔	)Find]	0• In ]•0•	Out 💽 F	ull			
		.800s	-1.600	s -1.	400s	-1.200	s –1	.000s	-800.000	)ms -600.(	)00ms	
range II		<u> </u>						<u> </u>		<u> </u>		1
SieveDemo 💀 QueueCons 💀											·····	h.
Crypto 💀		ii	1					(				
(unknown) 💀	}									. ∎ .		
										_	Ŧ	1
		• •				1	11				b. ≜	4




# Agenda

- TrustZone And CPU Modes In TRACE32
- Default Behavior Of The Debugger
- Special TrustZone Support
- Debugging Through The Zones
- Outlook To Multiple Guests



#### **Outlook To Multiple Guests**

## **CPU Modes - Multiple Guests**





#### **Outlook To Multiple Guests**

#### Ongoing efforts to support multiple guests

- Work in progress
- Multiple guests in access class N: (non-secure zone)
- Introduction of a "machine id"
  - Each guest gets its own machine id
  - Will be an addition to the virtual address
- Symbol handling separate for each "machine"
  - Just like the zones, but extended to several guests
- OS Awareness for each machine
  - Loading several OS awareness at the same time



#### **Outlook To Multiple Guests**

#### Two-stage MMU support

- Debugger does its own MMU translation and table walk
- Access to hypervisor and guest simultaneously
- Access to every guest simultaneously
- Access to every process within every guest simultaneously
- Prerequisite: "Hypervisor Awareness" plus RTOS Awareness
  - HV Awareness provides "VTTB" of guests
  - RTOS awareness provides "TTB" of processes



## **Summary**

- TRACE32 separates the zones for you
- Debugging simultaneously in each zone, even with overlapping MMU
- Debugging the zone switches
- Tracing decodes the zones accordingly

## **TRACE32<sup>®</sup>** ready for ARM<sup>®</sup> TrustZone<sup>®</sup>!



## **Thank You!**

#### **Rudi Dienstbeck**

rudolf.dienstbeck@lauterbach.com Phone: +49 8102 9876 175

# **Questions?**

