# Intel® Processor Trace Training

## TRACE32 Online Help

## TRACE32 Directory

## TRACE32 Index

### TRACE32 Training

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Protocol Description</td>
<td>5</td>
</tr>
<tr>
<td>Basic Trace Packets</td>
<td>5</td>
</tr>
<tr>
<td>OS-Aware Tracing</td>
<td>6</td>
</tr>
<tr>
<td>Time Information</td>
<td>7</td>
</tr>
<tr>
<td>Tool Timestamp (POWER TRACE II only)</td>
<td>7</td>
</tr>
<tr>
<td>CycleAccurate Tracing</td>
<td>9</td>
</tr>
<tr>
<td>Synchronization Time</td>
<td>9</td>
</tr>
<tr>
<td>Trace Configuration</td>
<td>10</td>
</tr>
<tr>
<td>Off-chip Trace</td>
<td>10</td>
</tr>
<tr>
<td>SDRAM Trace</td>
<td>17</td>
</tr>
<tr>
<td>Trace Errors</td>
<td>21</td>
</tr>
<tr>
<td>ERRORS</td>
<td>21</td>
</tr>
<tr>
<td>TARGET FIFO OVERFLOW</td>
<td>24</td>
</tr>
<tr>
<td>TRACE32 Abstractions</td>
<td>26</td>
</tr>
<tr>
<td>SystemTrace</td>
<td>26</td>
</tr>
<tr>
<td>(Core) Trace</td>
<td>28</td>
</tr>
<tr>
<td>Displaying the Trace Contents</td>
<td>30</td>
</tr>
<tr>
<td>Influencing Factors on the Trace Information</td>
<td>30</td>
</tr>
<tr>
<td>Settings in the TRACE32 Trace Configuration Window</td>
<td>31</td>
</tr>
<tr>
<td>States of the Trace</td>
<td>42</td>
</tr>
<tr>
<td>The Autolnit Command</td>
<td>43</td>
</tr>
<tr>
<td>Basic Display Commands</td>
<td>44</td>
</tr>
<tr>
<td>Default Listing</td>
<td>44</td>
</tr>
<tr>
<td>Basic Formatting</td>
<td>46</td>
</tr>
<tr>
<td>Correlating the Trace Listing with the Source Listing</td>
<td>47</td>
</tr>
<tr>
<td>Browsing through the Trace Buffer</td>
<td>48</td>
</tr>
<tr>
<td>Find a Specific Record</td>
<td>49</td>
</tr>
<tr>
<td>Display Items</td>
<td>50</td>
</tr>
<tr>
<td>Default Display Items</td>
<td>50</td>
</tr>
<tr>
<td>Further Display Items</td>
<td>53</td>
</tr>
<tr>
<td>Belated Trace Analysis</td>
<td>59</td>
</tr>
<tr>
<td>Section</td>
<td>Page</td>
</tr>
<tr>
<td>----------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>Save the Trace Information to an ASCII File</td>
<td>60</td>
</tr>
<tr>
<td>Postprocessing with TRACE32 Instruction Set Simulator</td>
<td>61</td>
</tr>
<tr>
<td>Export STP Byte Stream</td>
<td>66</td>
</tr>
<tr>
<td>Trace Control by Filters</td>
<td>67</td>
</tr>
<tr>
<td>TraceEnable</td>
<td>68</td>
</tr>
<tr>
<td>TraceOFF</td>
<td>70</td>
</tr>
<tr>
<td>OS-Aware Tracing</td>
<td>72</td>
</tr>
<tr>
<td>Process Switch Packets</td>
<td>72</td>
</tr>
<tr>
<td>Program Flow and Process Switches</td>
<td>74</td>
</tr>
<tr>
<td>Process Runtime Analysis</td>
<td>75</td>
</tr>
<tr>
<td>Time Chart</td>
<td>76</td>
</tr>
<tr>
<td>Statistic</td>
<td>77</td>
</tr>
<tr>
<td>Find Process Switches in the Trace</td>
<td>78</td>
</tr>
<tr>
<td>OS-aware Filtering</td>
<td>80</td>
</tr>
<tr>
<td>Filtering by Privilege Level</td>
<td>80</td>
</tr>
<tr>
<td>Filtering by Process</td>
<td>81</td>
</tr>
<tr>
<td>Filter on Function executed by Process</td>
<td>83</td>
</tr>
<tr>
<td>Belated Analysis</td>
<td>85</td>
</tr>
<tr>
<td>Example for Linux</td>
<td>85</td>
</tr>
<tr>
<td>Trace-based Debugging (CTS)</td>
<td>87</td>
</tr>
<tr>
<td>Setup</td>
<td>87</td>
</tr>
<tr>
<td>Get Started</td>
<td>88</td>
</tr>
<tr>
<td>Forward and Backward Debugging</td>
<td>91</td>
</tr>
<tr>
<td>Forward Debugging</td>
<td>91</td>
</tr>
<tr>
<td>Backward Debugging</td>
<td>91</td>
</tr>
<tr>
<td>CTS Technique</td>
<td>92</td>
</tr>
<tr>
<td>Function Run-Time Analysis - Basic Concept</td>
<td>93</td>
</tr>
<tr>
<td>Software under Analysis (no OS, OS or OS+MMU)</td>
<td>93</td>
</tr>
<tr>
<td>Flat vs. Nesting Analysis</td>
<td>93</td>
</tr>
<tr>
<td>Basic Knowledge about Flat Analysis</td>
<td>94</td>
</tr>
<tr>
<td>Basic Knowledge about Nesting Analysis</td>
<td>95</td>
</tr>
<tr>
<td>Summary</td>
<td>97</td>
</tr>
<tr>
<td>Flat Function-Runtime Analysis</td>
<td>98</td>
</tr>
<tr>
<td>Function Time Chart</td>
<td>98</td>
</tr>
<tr>
<td>Default Time Chart</td>
<td>98</td>
</tr>
<tr>
<td>Core Options</td>
<td>99</td>
</tr>
<tr>
<td>TASK Options</td>
<td>100</td>
</tr>
<tr>
<td>Function Run-time Statistic</td>
<td>102</td>
</tr>
<tr>
<td>Further Commands</td>
<td>103</td>
</tr>
<tr>
<td>Nesting Function Analysis OS</td>
<td>104</td>
</tr>
<tr>
<td>Survey</td>
<td>105</td>
</tr>
</tbody>
</table>
range Column .............................. 106
Default Results .......................... 109
Net Results ............................... 111
Interrupt Details ......................... 113
Time in Other Tasks ..................... 114
Tree Display .............................. 115

**Structure your Trace Evaluation** ........................................................................ 116

GROUPs for OS-aware Tracing ........ 116
GROUP Status ENable ..................... 117
GROUP Status ENable+Merge ............ 118
GROUP Status Enable+HIDE ............. 119
GROUP Creation ........................... 120
Basic Trace Packets

To enable a trace tool to reconstruct the instruction execution sequence the following trace packets are generated:

**TNT packets**

*Taken Not Taken* packets track the direction of up to 6 conditional branches. Since the address at which the program execution continues when the branch was taken is part of the source code TNT packets provide sufficient information to reconstruct the instruction execution sequence.

```
N
TNT: [\texttt{N\texttt{NT}}] 0 0
\begin{align*}
\text{if} (\text{flags}[i]) \quad \{ \text{\texttt{N}} \} \\
\text{\texttt{T}} \\
\text{\texttt{N}} \\
\text{\texttt{T}} \\
\text{\texttt{N}} \\
\text{\texttt{T}}
\end{align*}
```
Target IP packets

Ret instructions, register indirect calls and similar instructions as well as exception and interrupts cause the generation of a Target IP packet. Since the address at which the program execution continues is only known at run-time, a Target IP packet contains this address fully or in a compressed format.

OS-Aware Tracing

Paging Information Packet (PIP)

x86/x64 processors have a CR3 control register that contains the Process Context Identifier (PCID). On every context switch the corresponding PCID is loaded to CR3.

Intel® PT generates a Paging Information Packet (PIP) when a write to CR3 occurs.
Time Information

Tool Timestamp (POWER TRACE II only)

POWER TRACE II timestamps the trace information when it is stored in its trace buffer.

The resolution of the POWER TRACE II timestamp is 5 ns.

8 trace record have always an identical timestamp. There are two reasons for this:

- The TRACE32 recording technology.
- The smallest Intel® PT packet is one byte.
In the standard trace display timestamp information is displayed for the first record with the new timestamp. All following records with an identical timestamp show <0.005us.
If configured Intel® PT can generate cycle count information. The cycle count information indicates how much core clocks it took to execute a program section.

Cycle accurate tracing requires up to 2 times more bandwidth.

**Synchronization Time**

Not implemented yet.
Off-chip Trace

Recording the trace information exported via a PTI (Parallel Trace Interface) requires:

- A POWER TRACE II hardware (1 GByte, 2 GByte or 4 GByte of trace memory)
  TRACE32 PowerView uses the name **Analyzer** to refer to the trace memory within POWER TRACE II.

- An **Preprocessor for Intel® Atom™ AUTOFOCUS 600 MIPI**
The following configuration steps are required for off-chip tracing:

1. **Configure Parallel Trace Interface on target.**

   Configuration is required for:
   - PTI port size
   - PTI frequency
   - GPIO pins used for PTI

   The following commands are provided for this purpose:

   ```
   ; write `<value>` to the configuration register addressed by `A::<physical_address>`
   ; in the specified `<format>`
   **PER.Set.simple** `A::<physical_address> %<format> <value>`

   ; write `<value>` to the memory location addressed by `A::<physical_address>`
   ; in the specified `<format>`
   **Data.Set** `A::<physical_address> %<format> <value>`
   ```

   **Data.Set** is equivalent to **PER.Set.simple** if the configuration register is memory mapped.

   The **access class** `A:` allow to use the physical address for the write operations.

   ```
   Per.Set.simple A:0xf9009000 %Long 0x3e715
   Data.Set A:0xf9009000 %Long 0x3e715
   ```

   Please refer to your chip manual for the physical addresses of the configuration registers.

2. **Configure TRACE32 for a PTI that exports STP (System Trace Protocol) packets.**

   ```
   SYSystem.CONFIG STM Mode STP64 ; inform TRACE32 that your chip provides a STM that generated 64-bit STPv1 packets
   STM.PortSize 16. ; inform TRACE32 that your PTI size is 16 pins
   ```
3. Inform TRACE32 which core traces you want to analyze.

**IPT.TraceID <value> | <bitmask>**  
Specify which masters/channels (that produce Intel® PT trace information) you want to analyze with the help of TRACE32.

<table>
<thead>
<tr>
<th>&lt;value&gt;</th>
<th>&lt;value&gt; is a 32-bit number. The first 16 bits represent the master ID, the last 16 bits represent the channel ID.</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;bitmask&gt;</td>
<td>bitmask representation of &lt;value&gt;</td>
</tr>
</tbody>
</table>

**Example 1:** Each core has its own master ID.

```
IPT.TraceID 0x00800000 ; master ID 0x80 is used to export Intel® PT trace information for core 0
IPT.TraceID 0x00800000 ; master ID 0x80, 0x81, 0x82 ... are used to export Intel® PT trace information
; master ID 0x80 represents core 0
; the other master IDs consecutively represent core 1 to core 15
```

STM = System Trace Module  
PTI = MIPI Parallel Trace Interface
Example 2: Each core has its own channel ID, all cores use the same master ID.

4. Enable Intel® PT on the target and allow TRACE32 to configure it.

IPT.ON
5. Calibrate the Preprocessor for Intel® Atom™ AUTOFOCUS 600 MIPI for recording.

TRACE32 supports three methods of generating outputs on the trace lines for calibration.
- On-chip test pattern generator (not tested yet).
- Test executable provided by Lauterbach.
- Application program.

Please be aware that TRACE32 PowerView displays “Analyzer data capture o.k.” only if:
- All trace lines toggled while calibration is performed.
- There are no short circuits between the trace lines.
- An error-free trace decoding was possible.

Test executable provided by Lauterbach

In order to use the test executable provided by Lauterbach for calibration, the following command sequence is recommended.

```
; example for a free-running clock (Tangier)
AREA.view ; open TRACE32 Message AREA
; to observe calibration
; results
Analyzer.TThreshold VCC ; advise TRACE32 to use
; 1/2 VCC as threshold level
; for the trace signals
Analyzer.AutoFocus /NoTThreshold ; start the calibration by
; using test executable
; advise TRACE32 to keep
; the threshold level
```

Application program

In order to use the application program for calibration, the following command sequence is recommended.

; example for a free-running clock (Tangier)
AREA.view ; open TRACE32 Message AREA
; to observe calibration
; results

Data.LOAD.Elf demo_x86.elf /PlusVM ; download application program
; to the target,
; in order to perform trace
; decoding while the
; application program is
; running, the program code
; has to be copied to the
; TRACE32 Virtual Memory

Go ; start the execution of the
; application program

Analyzer.THreshold VCC ; advise TRACE32 to use
; 1/2 VCC as threshold level
; for the trace signals

Analyzer.AutoFocus /NoThreshold ; start the calibration
; advise TRACE32 to keep
; the threshold level

WAIT 1.s ; wait 1 second

Break ; stop the program execution

After a successful configuration of the off-chip tracing the following command can be used to inspect the STP packet stream:

```
STMAnalyzer.List
```

Display STP packet stream recorded to POWER TRACE II.

The Intel® PT based core traces can be displayed by the following command:

```
Analyzer.List
```

Display all core trace information decoded out of the STP packet stream.
If the Intel® PT trace information is routed to SDRAM, a fixed amount of memory is assigned to each core. The max. SDRAM size per core is currently 4 MByte.

Configure TRACE32

1. Advise TRACE32 to read the trace information from SDRAM.

   ```plaintext
   Trace.METHOD Onchip
   ```

   TRACE32 reads the onchip trace via JTAG.

2. Provide further details on the SDRAM configuration to TRACE32.

   ```plaintext
   Onchip.Buffer IPT ; inform TRACE32 that the SDRAM
   ; provides Intel® PT trace
   ; information

   Onchip.Buffer BASE 0x5000000 ; inform TRACE32 that the SDRAM
   ; allocated for Intel® PT trace
   ; starts at address 0x5000000

   Onchip.Buffer SIZE 0x1000000 ; inform TRACE32 that the SDRAM
   ; allocated for Intel® PT trace has
   ; a size of 16 MByte
   ```
3.  Enable Intel® PT on the target and allow TRACE32 to configure it.

   IPT.ON
If the command **Onchip.List** is used, TRACE32 merges the Intel® PT traces from the individual cores as follows:

<table>
<thead>
<tr>
<th>SDRAM block core 0</th>
<th>SDRAM block core 1</th>
<th>SDRAM block core 2</th>
<th>SDRAM block core 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® PT packet 1</td>
<td>Intel® PT packet 1</td>
<td>Intel® PT packet 1</td>
<td>Intel® PT packet 1</td>
</tr>
<tr>
<td>Intel® PT packet 2</td>
<td>Intel® PT packet 2</td>
<td>Intel® PT packet 2</td>
<td>Intel® PT packet 2</td>
</tr>
<tr>
<td>Intel® PT packet 3</td>
<td>Intel® PT packet 3</td>
<td>Intel® PT packet 3</td>
<td>Intel® PT packet 3</td>
</tr>
<tr>
<td>Intel® PT packet 4</td>
<td>Intel® PT packet 4</td>
<td>Intel® PT packet 4</td>
<td>Intel® PT packet 4</td>
</tr>
<tr>
<td>Intel® PT packet 5</td>
<td>Intel® PT packet 5</td>
<td>Intel® PT packet 5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Intel® PT packet 6</td>
<td>Intel® PT packet 6</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Intel® PT packet 7</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Onchip.List**

- Intel® PT packet 1 of core 0
- Intel® PT packet 1 of core 1
- Intel® PT packet 1 of core 2
- Intel® PT packet 1 of core 3
- Intel® PT packet 2 of core 0
- Intel® PT packet 2 of core 1
- Intel® PT packet 2 of core 2
- Intel® PT packet 3 of core 0

This procedure will change with the decoding of synchronisation packets.
Onchip.List ; display trace listing for all cores
Onchip.List /CORE 1 ; display trace listing for core 1
If the trace contains ERRORS, please try to set up a proper trace recording before you start to evaluate or analyze the trace contents.

ERRORS can be caused by the following:

- TRACE32 detected an invalid trace packet. TRACE32 additionally displays the error indicator HARDERROR, if it is likely that the error was caused by pin problems.

- TRACE32 could not decode the packet.
The trace information is not consistent with the program code in the target memory.

Background: In order to provide an intuitive trace display the following sources of information are merged:

- The trace information recorded.
- The program code from the target memory read via the JTAG interface.
- The symbol and debug information already loaded to TRACE32.
The TRACE32 function `Trace.FLOW.ERROR()` returns the number of ERRORS as a hex. number.

```
PRINT %Decimal Trace.FLOW.ERRORS() ; display the number of ERRORS
   ; as a decimal number in the
   ; TRACE32 PowerView Message Line
```

To find ERRORS in the trace use the keyword FLOWERROR on the Expert page of the Trace Find dialog.

---

**Trace.Find FLOWERROR**
Inside each Intel® PT generation module trace packets are queued to a FIFO buffer in order to send them out to the STM/SDRAM.

If trace packets are generated faster than can be sent out, the FIFO buffer can overflow and trace packets are lost.

The affected Intel® PT generates a Buffer Overflow packet (FUP.OVF) to indicate that its FIFO is full and trace packets are no longer generated.

A Asynchronous Flow Update packet, that provides the address of the next instruction that will be executed, is generated to indicate that the packet generation now continues.

The TRACE32 function `Trace.FLOW.FIFOFULL()` returns the number of TARGET FIFO OVERFLOWS as a hex. number.

```
PRINT %Decimal Trace.FLOW.FIFOFULL(); display the number of TARGET FIFO OVERFLOWS as a decimal number in the TRACE32 PowerView Message Line
```

To find TARGET FIFO OVERFLOWS in the trace use the keyword FIFOFULL on the Expert page in the Trace Find dialog.

**Trace.Find FIFOFULL**
TARGET FIFO OVERFLOWs are strictly speaking not errors. They can occur in normal operation.

Since gaps in the instruction execution sequence are likely to disturb the nesting trace analyses, TRACE32 explicitly points them out.
Depending on where the STP packets are stored, the following TRACE32 command groups can be used to analyze and display these packets:

- **STMAnalyzer.<subcommand>**, if the STP packets are stored in the trace memory provided by POWER TRACE II.

- **STMLA.<subcommand>**, if the STP packets were recorded without a TRACE32 trace tool, and if they were loaded to TRACE32 PowerView for analysis.
The command groups usable in your current configuration can be get from the TRACE32 PowerView Softkey line.

Push **trace** to get access to all command groups that analyze trace information.

Push **other** to see more command groups.

POWER TRACE II is used in the current configuration, so the command group STMAnalyzer is enabled.

The command group STMLA is always enabled.

TRACE32 PowerView offers the following abstraction, since most `<subcommand>` are identical for all command groups:

```
SystemTrace.METHOD Analyzer | LA
SystemTrace.METHOD Analyzer ; inform TRACE32 PowerView that the
; STP packets are stored in POWER
; TRACE II
SystemTrace.List ; List STP packet stream
```
Depending on where the trace packets are stored, the following TRACE32 command groups can be used to analyze and display the core trace information:

- **Analyzer.<subcommand>**, if the STP packets are stored in the trace memory provided by POWER TRACE II.

- **Onchip.<subcommand>**, if the Intel® PT trace packets are stored in the target SDRAM.

- **LA.<subcommand>**, if the trace packets were recorded without a TRACE32 trace tool, and if they were loaded to TRACE32 PowerView for analysis.

TRACE32 PowerView offers the following abstraction, since most <subcommand> are identical for all command groups:

```
Trace.METHOD Analyzer | Onchip | LA

Trace.METHOD Analyzer ; inform TRACE32 PowerView that the ; trace packets are stored in POWER ; TRACE II

Trace.List ; List core trace information
```
Selecting the trace METHOD has the following additional consequences:

All Trace.<subcommand> commands offered in the TRACE32 PowerView menu apply to the selected trace METHOD.

TRACE32 is advised to use the trace information from the trace specified by METHOD as source for the trace evaluations of the following command groups:

- **COVerage.<subcommand>** Trace-based code coverage
- **ISTAT.<subcommand>** Detailed instruction analysis
- **MIPS.<subcommand>** MIPS analysis
Influencing Factors on the Trace Information

The main influencing factor on the trace information is the Intel® PT. It specifies what type of trace information is generated for the user.

Basics about the trace messages are described in “Protocol Description”, page 5.

Advanced setting can be found in “Trace Control by Filters”, page 67.

Another important influencing factor are the settings in the TRACE32 Trace Configuration window. They specify how much trace information can be recorded and when the trace recording is stopped.
The Mode settings in the Trace Configuration window specify how much trace information can be recorded and when the trace recording is stopped.

The following modes are provided, if the **Trace.METHOD Analyzer** is selected:

- **Fifo, Stack, Leash Mode**: allow to record as much trace records as indicated in the **SIZE** field of the Trace Configuration window.

- **STREAM Mode**: STREAM mode specifies that the trace information is immediately streamed to a file on the host computer. STREAM mode allows a trace memory size of several T Frames.
- **PIPE Mode**: PIPE mode specifies that the trace information is immediately streamed to a named pipe on the host computer.

  PIPE mode creates the path to convey trace raw data to an application outside of TRACE32 PowerView. The named pipe has to be created by the receiving application before TRACE32 can connect to it.

<table>
<thead>
<tr>
<th>Trace.Mode PIPE</th>
<th>Trace.PipeWrite <code>&lt;pipe_name&gt;</code></th>
<th>Connect to named pipe</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trace.PipeWrite <code>\\pipe\&lt;pipe_name&gt;</code></td>
<td>Connect to named pipe (Windows)</td>
<td></td>
</tr>
<tr>
<td>Trace.PipeWrite</td>
<td>Disconnect from named pipe</td>
<td></td>
</tr>
</tbody>
</table>

```plaintext
... Trace.Mode PIPE ; switch trace to PIPE mode Trace.PipeWRITE `\\\pipe\pproto00` ; connect to named pipe ; (Windows) ...
Trace.PipeWRITE ; disconnect from named pipe
```

STP packets (no timestamp) are conveyed in PIPE mode.
If the **Trace.METHOD Onchip** is selected only Fifo mode can be used:

- **Fifo**: allows to record as much trace records as indicated in the **SIZE** field of the Trace Configuration window.
In **Fifo** mode negative record numbers are used. The last record gets the smallest negative number.
Stack Mode (Analyzer only)

Trace.Mode Stack

- when the trace memory is full
- the trace recording is stopped
- the trace memory contains all
- information generated directly
- after the start of the program
- execution

The trace recording is stopped as soon as the trace memory is full (OFF state)

Green **running** in the Debug State Field indicates that program execution is running

**OFF** in the Trace State Field indicates that the trace recording is switched off

©1989-2019 Lauterbach GmbH
TRACE32 needs to read the program code from the target memory in order to display the core trace information. This is not possible while the program execution is running. This is the reason why the Trace.List window indicates **NOACCESS**.

Stop the program execution to allow TRACE32 to read the program code from the target. Or if you need to display the core trace information while the program execution is running, load a copy of the program code to the **TRACE32 Virtual Memory**.

```
Data.LOAD.Elf <file> /PlusVM
```

Load the program code to the target and to the TRACE32 Virtual Memory.

Since the trace recording starts with the program execution and stops, when the trace memory is full, positive record numbers are used in **Stack** mode. The first record in the trace gets the smallest positive number.
Leash Mode (Analyzer only)

Trace.Mode Leash; when the trace memory is nearly full the program execution is stopped

; Leash mode uses the same record numbering scheme as Stack mode

The program execution is **stopped** as soon as the trace buffer is nearly full.

Since stopping the program execution when the trace buffer is nearly full requires some logic/time, **used** is smaller than the maximum **SIZE**.
The trace information is immediately streamed to a file on the host computer after it was placed into the trace memory. This procedure extends the size of the trace memory to several T Frames.

- STREAM mode requires a 64-bit host computer and a 64-bit TRACE32 executable to handle the large trace record numbers.

By default the streaming file is placed into the TRACE32 temp. directory (OS.PresentTemporaryDirectory()).

The command `Trace.STREAMFILE <file>` allows to specify a different name and location for the streaming file.

```
Trace.STREAMFILE d:\temp\mystream.t32 ; specify the location for your streaming file
```

TRACE32 stops the streaming when less then 1 GByte free memory is left on the drive by default.

The command `Trace.STREAMFileLimit <+- limit in bytes>` allows a user-defined free memory limitation.

```
Trace.STREAMFileLimit 5000000000. ; streaming file is limited to 5 GByte
Trace.STREAMFileLimit -5000000000. ; streaming is stopped when less the 5 GByte free memory is left on the drive
```

Please be aware that the streaming file is deleted as soon as you de-select the STREAM mode or when you exit TRACE32.
At high data rates your host computer might have problems saving the trace data to the streaming file. The command `Trace.STREAMCompression` allow to configure a better compression.

Trace.STREAMCompression HIGH

In STREAM mode the **used** field is split:

![STREAM mode configuration](image1)

Number of records buffered by the trace memory of POWER TRACE II

![Trace state](image2)

Number of records saved to streaming file

![Trace list](image3)

STREAM mode can generate very large record numbers
STREAM mode can only be used if the average data rate at the trace port does not exceed the maximum transmission rate of the host interface in use. Peak loads at the trace port are intercepted by the memory in POWER TRACE II, which can be considered to be operating as a large FIFO.

If the average data rate at the trace port exceeds the maximum transmission rate of the host interface in use, a PowerTrace FIFO Overrun occurs. TRACE32 stops streaming and empties the POWER TRACE II FIFO. Streaming is re-started after the POWER TRACE II FIFO is empty.

A PowerTrace FIFO Overrun is indicated as follows:

1. A ! in the used area of the Trace Configuration window indicates an overrun of the POWER TRACE II FIFO.
2. The OVERRUN is indicated in all trace display windows.

Overruns are not visible at record level.

A large ti.back value (tool timestamp only) can be considered as an OVERRUN indicator.

```
Trace.FindAll Time.Back 10.s--50.s ; find all trace records with
          ; a timestamp between 10.s and
          ; 50.s
```
The trace buffer can either sample or allows the read-out for information display.

<table>
<thead>
<tr>
<th>States of the Trace</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DISable</strong></td>
<td>The trace is disabled.</td>
</tr>
<tr>
<td><strong>OFF</strong></td>
<td>The trace is not sampling. The trace contents can be analyzed and displayed.</td>
</tr>
<tr>
<td><strong>Arm</strong></td>
<td>The trace is sampling. There is no access to the trace contents.</td>
</tr>
</tbody>
</table>

The current state of the trace is always indicated in the **Trace State** field of the TRACE32 state line.

Since Intel® PT does not provide a mean to indicate a trigger, the Trace states **trigger** and **break** are never reached.
The AutoInit Command

<table>
<thead>
<tr>
<th>Init Button</th>
<th>Clear the trace memory. All other settings in the Trace configuration window remain valid.</th>
</tr>
</thead>
<tbody>
<tr>
<td>AutoInit CheckBox</td>
<td>ON: The trace memory is cleared whenever the program execution is started (Go, Step).</td>
</tr>
</tbody>
</table>
Basic Display Commands

Default Listing

Conditional branch taken

Timing information

Conditional branch not taken (pastel printed)
The trace information for all cores is displayed by default in the **Trace.List** window. The column run and the coloring of the trace information are used for core indication.

**Trace.List /CORE <n>**  
The option CORE allows a per core display of the trace information.
Basic Formatting

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1. time Less</strong></td>
<td>Suppress the display of the ptrace packets.</td>
<td></td>
</tr>
<tr>
<td><strong>2. time Less</strong></td>
<td>Suppress the display of the assembly code.</td>
<td></td>
</tr>
</tbody>
</table>

The **More** button works vice versa.
Correlating the Trace Listing with the Source Listing

Tracking between the Trace Listing and the Source Listing is based on the program addresses.

All windows opened with the /Track option follow the cursor movements in the active window.
# Browsing through the Trace Buffer

<table>
<thead>
<tr>
<th>Key Combination</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Pg ↑</strong></td>
<td>Scroll page up.</td>
</tr>
<tr>
<td><strong>Pg ↓</strong></td>
<td>Scroll page down.</td>
</tr>
<tr>
<td><strong>Ctrl - Pg ↑</strong></td>
<td>Go to the first record sampled in the trace buffer.</td>
</tr>
<tr>
<td><strong>Ctrl - Pg ↓</strong></td>
<td>Go to the last record sampled in the trace buffer.</td>
</tr>
</tbody>
</table>
The Trace.List window provides a “Find…” button to open the Trace Find dialog. The Trace Find dialog allows to search for events of interest in the trace.

Example: Find the entry to the function func10.

A detailed description of the Trace Find dialog can be found in “Application Note for the Trace.Find Command” (app_trace_find.pdf).
### Default Display Items

- **Column record**
  Displays the record numbers

- **Column run**
  The column run displays some graphic element to provide a quick overview on the instruction execution sequence.

---

```
Trace.List List.ADDRESS DEFault
```

---

Sequential program execution (solid line)

Non-sequential program execution (broken line)
The column run also indicates Interrupts and TRAPs.

- **Column cycle**
  The main cycle type is:
  - ptrace (program trace information)

- **Column address/symbol**

  The **address column** shows the following information:
  `<access class>:<address>`

<table>
<thead>
<tr>
<th>Access Classes</th>
</tr>
</thead>
<tbody>
<tr>
<td>NP</td>
</tr>
<tr>
<td>XP</td>
</tr>
</tbody>
</table>

Information on the other available access classes can be found in “Intel® x86/x64 Debugger” (debugger_x86.pdf).

The **symbol column** shows the corresponding symbolic address.
The **ti.back column** shows the time distance to the previous timestamped record.

For details on the TRACE32 tool timestamp refer to “Tool Timestamp (POWER TRACE II only)”, page 7.
## Further Display Items

### Time Information

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time. Back</td>
<td>Time relative to the previous record (red)</td>
</tr>
<tr>
<td>Time. Fore</td>
<td>Time relative to the next record (green).</td>
</tr>
<tr>
<td>Time. Zero</td>
<td>Time relative to the global zero point.</td>
</tr>
</tbody>
</table>

Set the Global Zero Point (PowerTrace II only)

ZERO.RESet (tool timestamp only)
Time.Zero is the zero point of the timestamp counter commonly used by all TRACE32 hardware modules.

ZERO.offset <time>
Time.Zero is the zero point of the timestamp counter commonly used by all TRACE32 hardware modules minus the specified <time>.

PRINT Trace.RECORD.TIME(-99.) ; print the timestamp of record -99.

ZERO.offset Trace.RECORD.TIME(-99.) ; specify the time of record -99. as global zero point
- **Cycle Accurate Tracing Pros.**
  Provides how much core clocks it took to execute a program section.
  Allows to synchronize traces from different trace sources if Time Synchronization packets are available (not implemented yet).

- **Cycle Accurate Tracing Cons.**
  Cycle accurate tracing requires up 2 times more bandwidth.
Cycle accurate tracing and changing core clock while recording

Cycle accurate tracing has to be enabled in the IPT configuration window.

![IPT Configuration Window](image)

**IPT.CycleAccurate ON**  
Advise Intel® PT to generate cycle count information.

```plaintext
; advise TRACE32 to display a trace listing with  
; cycle count information (CLOCKS.Back)  
; advise TRACE32 to suppress the display  
; of the timestamp information (TIme.Back.OFF)  
Trace.List CLOCKS.Back DEFault TIme.Back.OFF
```

The following command allows to specify this display as default for the *Trace.List* window.

```plaintext
SETUP.ALIST CLOCKS.Back DEFault TIme.Back.OFF
```

TRACE32 displays the warning above when the recorded trace information is analyzed and displayed the first time. This warning points out that all displayed time information (TIme.Back, TIme.Zero) might be inaccurate.
Cycle count information relative to the previous record
; advise TRACE32 to display a trace listing with the decoded trace packet
; (TPINFO)
Trace.List TPINFO DEFault
Belated Trace Analysis

There are several ways for a belated trace analysis:

1. Save a part of the trace contents into a file (ASCII, CSV or XML format) and analyze this trace contents outside of TRACE32 PowerView.

2. Save the trace contents in a compact format into a file. Load the trace contents at a subsequent date into a TRACE32 Instruction Set Simulator and analyze it there.

3. Export the STP byte stream to postprocess it with an external tool.
Saving a part of the trace contents to an ASCII file requires the following steps:

1. Select **Printer Setting...** in the **File** menu to specify the file name and the output format.

   ![Printer Setting](image1)

   ```plaintext
   PRinTer.FileType ASCIIIE ; specify output format
   PRinTer.FILE test_run.lst ; specify the file name
   ```

2. It might make sense to save only a part of the trace contents into the file. Use the record numbers to specify the trace part you are interested in.

   TRACE32 provides the command prefix **WinPrint.** to redirect the result of a display command into a file.

   ```plaintext
   ; save the trace record range (-8976.)--(-2418.) into the
   ; specified file
   WinPrint.Trace.List (-8976.)--(-2418.)
   ```

3. Analyze the result outside of TRACE32.
1. Save the contents of the trace memory into a file.

The default extension for the trace file is .ad.

Trace.SAVE testrun1
2. Start a TRACE32 Instruction Set Simulator (PBI=SIM).
3. Select your target CPU within the simulator. Then establish the communication between TRACE32 and the simulator.

4. Load the trace file.

```
Trace.LOAD testrun
```
5. Display the trace contents.

![Trace contents](image)

LOAD indicates that the source for the trace information is the loaded file.

6. Load symbol and debug information if you need it.

```
Data.LOAD.Elf sieve_funcs_x86.elf /NoCODE
```

The TRACE32 Instruction Set Simulator provides the same trace display and analysis commands as the TRACE32 debugger.

Postprocessing of recorded trace information with the TRACE32 Instruction Set Simulator becomes more complex if an operating system that uses dynamic memory management to handle processes/task is used (e.g. Linux).
Script version

Save the trace contents in the recording TRACE32 instance:

```plaintext
Trace.SAVE testrun.ad
```

Prepare the TRACE32 Instruction Set Simulator for off-line processing of the trace information:

```plaintext
SYStem.CPU TANGIER
SYStem.Up
Trace.LOAD testrun.ad
Data.LOAD.Elf sieve_funcs_x86.elf /NoCODE
Trace.List
```
Export STP Byte Stream

| Trace.EXPORT.TracePort <file> | Export trace raw data (no timestamps). |

SystemTrace.EXPORT.TracePort mytest1.ad
Trace Control by Filters

Intel® PT provides 2 address ranges for trace control. The smallest range size is 4 bytes.

TRACE32 PowerView provides access to these address ranges by the action field in the Break.Set dialog.

The 2 address ranges can be used for the following purposes:

**TraceEnable** advises Intel® PT to generate program flow information for the specified address range only.

**TraceOFF** advises Intel® PT to stop the generation of program flow information as soon as a specified address range is reached.

Both filters are programmed to all Intel® PT in an SMP configuration.
Example 1: Advise Intel® PT to generate program flow information only for function func10.

1. Set a Program breakpoint to the address range of func10 and select the action TraceEnable.

2. Start and stop the program execution.

3. Display the result.

TRACE ENABLE indicates the start of the message generation. It might be necessary to search for it.
Break.Delete /ALL

Var.Break.Set func10 /Program /TraceEnable

Go

...

Break

Trace.List
Example 2: Advise Intel® PT to stop the generation of program flow information as soon as function func10 is entered.

1. **Set a Program breakpoint to the start address of func10 plus 5 bytes and select the action TraceOFF.**

2. **Start the program execution.**

   TRACE32 has, unfortunately, no way to detect that Intel® PT stopped the generation of trace information.

   **Off-chip trace:** Since the Analyzer is recording STP packets, used could increase, because other trace sources continue generating STP packets.

   **Onchip trace:** TRACE32 can not read the filling level of the onchip trace while recording.
3. Stop the program execution.
4. Display the result.

```
Break.Delete /ALL

Break.Set func10++0x5 /Program /TraceOFF

Go

...

Break

Trace.List
```
OS-Aware Tracing

OS-aware tracing requires that OS-aware debugging is configured. For more information refer to “OS-aware Debugging” (glossary.pdf).

Process Switch Packets

x86/x64 processors have a CR3 control register that contains the Process Context Identifier (PCID). On every context switch the corresponding PCID is loaded to CR3.

Intel® PT generates a Paging Information Packet (PIP) when a write to CR3 occurs.

TRACE32 names the cycle type owner if the PCID loaded to CR3 can be assigned to a process.

The command TASK.List.tasks can be used the check all assignments currently known to TRACE32. The traceid represents the PCID in this display.
TRACE32 names the cycle type **context** if the PCID loaded to CR3 can not be assigned to a process.

The fact that the PCID can not be assigned to a process results in the following:

- Since TRACE32 does not require the PCID to decode trace information for the common address range, full trace decoding is possible.

```plaintext
; command in the setup for the OS Awareness
TRANSLation.COMMON 0xffff880000000000--0xffffffffffffffff
```

- For all other address ranges a decoding of the trace information is not possible. The cycle type **unknown** is used for trace information that can not be decoded.

---

**NOTE:**

The Real-Time Instruction Trace (RTIT), doesn't feature the process switching packets. If multiple user space applications are traced, it is only possible to decode the trace packets of the kernel. The cycle type unknown is used for the user space trace packets. For decoding the trace packets of a user application, it is necessary to filter the process of interest using the CR3 filter.

RTIT was implemented on very few devices, then it was extended to the Intel Processor Trace which supports the process switching trace. The RTIT trace is also covered by TRACE32 using the IPT command group.
Program Flow and Process Switches

Trace.List List.TASK DEFAULT ; display trace listing with
                               ; decoded task switch information
NOTE: This is a process switch analysis, since Paging Information Packets (PIP) only indicate process switches, but no thread switches.

Threads do not have their own traceid.
contextid:<traceid> indicates process switches for which the <traceid> can not be assigned to a process.

**Trace.Chart.TASK [/SplitCORE]**  Display process time chart  
- graphical display  
- split the results per core  
- sort the results per recording order

**Trace.Chart.TASK /MergeCORE**  Display process time chart  
- graphical display  
- merge the results of all cores

Trace information is analyzed independently for each core. The time chart summarizes these results to a single result.

The recording time before the first Paging Information Packet (PIP) is assigned to the *(unknown)* task.
Statistic

Trace.STATistic.TASK [/SplitCORE]
Process runtime statistic
- numerical display
- split the results per core
- sort the results per recording order

Trace.STATistic.TASK /MergeCORE
Process runtime statistic
- numerical display
- merge the results of all cores

Trace information is analyzed independently for each core. The statistic summarizes these results to a single result.
1. Open a process time chart window and a trace listing with decoded process switch information. Link both windows by using the /Track option.

```
Trace.Chart.TASK /Track ; open process time chart window
Trace.List List.TASK DEFAult /Track ; open a default trace listing that includes process information

; both windows use the /Track option
; a window opened with the /Track option follows the cursor movement of the active window
; tracking between trace windows is based on the timestamp information
```
2. Use the arrow keys of the process of interest to move to next state change.

The trace listing follows the cursor movement in the Trace.Chart.TASK window.
OS-aware Filtering

Filtering by Privilege Level

Intel® PT can be advised to generate program flow information only for:

- privilege level 0
- all privilege levels greater than 0

**Example:** Advise Intel® PT to generate only program flow information for privilege level 0.

1. **Uncheck TraceUSER in the IPT configuration window.**

![IPT configuration window](image)

2. **Start and stop the program execution.**

3. **Display the result.**

```
IPT.state
IPT.TraceUSER OFF
Go
...
Trace.List
```
Filtering by Process

Intel® PT can be advised to generate program flow information only for a process of interest.

**Example:** Advise Intel® PT to generate only program flow information for the process “logcat”.

1. **Program the CR3 filter via the IPT window.**

   ```plaintext
   IPT.state ; open IPT configuration
   IPT.CR3 TASK.PROC.NAME2TRACEID("logcat")
   ```

   ![IPT window](image)

   ; specify the <traceid> of the process “logcat”
   IPT.CR3 0x386D9000

   ; IPT.CR3 TASK.PROC.NAME2TRACEID("logcat")

   **TASK.PROC.NAME2TRACEID(<processname>)**  Returns the <traceid> of specified process.
2. Start and stop the program execution.
3. Display the result.

TRACE ENABLE indicates the re-start of the program flow trace generation.

Please be aware that TRACE32 decodes all trace information for the process specified in the command **IPT.CR3 <traceid>**. Intel® PT does not generate Paging Information Packet (PIP) in this scenario.
Example: Advise Intel® PT to generate only program flow information when the function “logger_poll” is running in the context of the process “logcat”.

1. Set a Program breakpoint to the address range of the function logger_poll and select the action TraceEnable.

2. Program the CR3 filter via the IPT window.

```
IPT.state ; open IPT configuration
          ; window
```

```
IPT.CR3 TASK.PROC.NAME2TRACEID("logcat")
```
3. Start and stop the program execution.
4. Display the result.

TRACE ENABLE indicates the re-start of the program flow trace generation.
Belated Analysis

Postprocessing of recorded trace information with the TRACE32 Instruction Set Simulator requires complex preparations if an operating system that uses dynamic memory management to handle processes is used (e.g. Linux).

The following information has to be store after recording and re-loaded to the TRACE32 Instruction Set Simulator:

- The recorded trace information
- The whole kernel address space (code and data)
- The core registers
- All MMU-related registers
- The settings of the Debugger Address Translation (TRACE32 command group: TRANSlation)

Example for Linux

The Generate RAM Dump command in the Linux menu provides a store framework. It generates a CMM file that summarizes all commands for the TRACE32 Instruction Set Simulator.
If you start a TRACE32 Instruction Set Simulator and run the generated script, the recorded trace information can be analyzed there. Please be aware that additional settings might be necessary e.g. the specification of the search paths for the C/C++ sources.
Trace-based Debugging (CTS)

Trace-based debugging allows to re-run the recorded program section within TRACE32 PowerView.

Setup

Since Intel® PT does not provide any information on read/write accesses, UseMemory has to be unchecked. A full explanation on this is given later in the chapter “CTS Technique”, page 92.

CTS.UseMemory OFF
Specify the starting point for the trace re-run by selecting **Set CTS** from the Trace pull-down menu. The starting point in the example below is the entry to the function **activate_task** executed by core 1.

Selecting **Set CTS** has the following effect:

- TRACE32 PowerView will use the preceding trace packet as starting point for the trace re-run.
The TRACE32 PowerView GUI does no longer show the current state of the target system, but it shows the target state as it was, when the starting point instruction was executed. This display mode is called CTS View.

**CTS View** means:

- The instruction pointers of all cores are set to the values they had when the starting point instruction was executed.

- The content of the core registers of all cores is reconstructed (as far as possible) to the values they had when the starting point instruction was executed. If TRACE32 can not reconstruct the content of a register it is displayed as empty.

TRACE32 PowerView uses a yellow look-and-feel to indicate CTS View.

The **Off** button in the source listing can be used to switch off the CTS View.
TRACE32 PowerView displays the state of the target as it was when the instruction of the trace record -470020435.0 was executed.
Forward and Backward Debugging

Now you can start to re-run the recorded program section within TRACE32 PowerView by forward or backward debugging.

**Forward Debugging**

- **Single step**
- **Step over call**
- **Re-run until function exit**

**Backward Debugging**

- **Single step backward**
- **Step backward over call**
- **Re-run backward to function entry**
CTS Technique

If `CTS.UseMemory` is ON and TRACE32 detects that a memory address was not changed by the recorded program section, TRACE32 PowerView displays the current content of this memory in CTS display mode.

Since Intel® PT does not provide any information on read/write accesses and since most read/write accesses are done by using an indirect address, TRACE32 can not detect which memory content was changed. This is the reason why `CTS.UseMemory` has to be set to OFF.

If `CTS.UseMemory` is switch OFF, but your memory contains constants, you can configure TRACE32 to use these constants by the following commands:

```
MAP.CONST <address_range>
CTS.MapConst ON
```

If `CTS.UseRegister` is ON and TRACE32 detects that a register was not changed by the recorded program section, TRACE32 PowerView displays the current content of this register in CTS display mode.

`CTS.UseRegister` has to be set to OFF, if you are using Stack mode for tracing.
Software under Analysis (no OS, OS or OS+MMU)

For the use of the function run-time analysis it is helpful to differentiate between three types of application software:

1. Software without operating system (abbreviation: no OS)
2. Software that includes an operating system (abbreviation: OS)
3. Software with an operating system that uses dynamic memory management to handle processes/tasks (OS+MMU).

Flat vs. Nesting Analysis

TRACE32 provides two methods to analyze function run-times:

- Flat analysis
- Nesting analysis
The flat function run-time analysis bases on the symbolic instruction addresses of the trace entries. The time spent by an instruction is assigned to the corresponding function/symbol region.

<table>
<thead>
<tr>
<th>min</th>
<th>shortest time continuously in the address range of the function/symbol region</th>
</tr>
</thead>
<tbody>
<tr>
<td>max</td>
<td>longest time continuously in the address range of the function/symbol region</td>
</tr>
</tbody>
</table>
Basic Knowledge about Nesting Analysis

The function nesting analysis analyses only high-level language functions.
In order to display a nesting function run-time analysis TRACE32 analyzes the structure of the program execution by processing the trace information. The focus is put on the transition between functions (see picture above). The following events are of interest:

1. Function entries
2. Function exits
3. Entries to interrupt service routines
4. Exits of interrupt service routines
5. Entries to TRAP handlers
6. Exits of TRAP handlers

<table>
<thead>
<tr>
<th>min</th>
<th>shortest time within the function including all subfunctions and traps</th>
</tr>
</thead>
<tbody>
<tr>
<td>max</td>
<td>longest time within the function including all subfunctions and traps</td>
</tr>
</tbody>
</table>
Summary

The nesting analysis provides more details on the structure and the timing of the program run, but it is much more sensitive than the flat analysis. Missing or tricky function entries/exports may require additional setups before nesting analysis can be used.
Flat Function-Runtime Analysis

NOTE: As long as TRACE32 does not support Synchronisation Time, cycle accurate tracing should be disabled for all kinds of runtime measurement.

Function Time Chart

Default Time Chart

Pushing the Chart button in the Trace.List window opens a Trace.Chart.Symbol window.

Trace.Chart.Symbol [/SplitCore /Sort CoreTogether]
- Flat function run-time analysis
- graphical display
- split the result per core
- sort results per core and then per recording order

©1989-2019 Lauterbach GmbH
Core Options

Trace.Chart.Symbol /[SplitCORE] /Sort CoreSeparated

Flat function run-time analysis
- graphical display
- split the result per core
- sort the results per recording order

Trace.Chart.Symbol /MergeCORE

Flat function run-time analysis
- graphical display
- merge the results of all cores

Trace information is analyzed independently for each core. The time chart summarizes these results to a single result.
### TASK Options

**Trace.Chart.Symbol /SplitTASK**  
Display function time chart including process information (OS, OS+MMU only)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>@</td>
<td>Process name information</td>
</tr>
<tr>
<td>@(unknown)</td>
<td>Function was recorded before first process switch information was recorded</td>
</tr>
</tbody>
</table>

**Trace.Chart.Symbol /TASK <name>**  
Display function time chart for specified process (OS, OS+MMU only)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>@&lt;task_name&gt;</td>
<td>Process name information</td>
</tr>
<tr>
<td>(root)@(unknown)</td>
<td>Everything outside of the specified process.</td>
</tr>
</tbody>
</table>
If **Window** in the **Sort visible** field is switched ON in the **Chart Config** window, the functions that are active at the selected point of time are visualized in the scope of the **Trace.Chart.Symbol** window. This is helpful especially if you scroll horizontally.
Analog to the timing diagram there is also a numerical analysis.

### Function Run-time Statistic

![Timing Diagram]

#### Survey

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>number of recorded</td>
<td>functions/symbol regions</td>
</tr>
<tr>
<td>time period recorded by</td>
<td>the trace</td>
</tr>
<tr>
<td>total number of recorded</td>
<td>changes of functions/symbol regions</td>
</tr>
<tr>
<td>sampled changes</td>
<td>(program flow continuously in the address range of a function/symbol region)</td>
</tr>
</tbody>
</table>

#### Function Details

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>function/symbol region</td>
<td>name (here per core)</td>
</tr>
<tr>
<td>(other) program sections</td>
<td>that cannot be assigned to a function/symbol region</td>
</tr>
<tr>
<td>time period in</td>
<td>the function/symbol region during the recorded time period</td>
</tr>
<tr>
<td>total</td>
<td></td>
</tr>
<tr>
<td>shortest time</td>
<td>continuously in the address range of the function/symbol region</td>
</tr>
<tr>
<td>min</td>
<td></td>
</tr>
<tr>
<td>longest time</td>
<td>continuously in the address range of the function/symbol region</td>
</tr>
<tr>
<td>max</td>
<td></td>
</tr>
<tr>
<td>average time</td>
<td>continuously in the address range of the function/symbol region</td>
</tr>
<tr>
<td>avr</td>
<td>(calculated by total/count)</td>
</tr>
</tbody>
</table>
Further Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trace.PROfileChart.sYmbol</td>
<td>Display dynamic program behavior graphically.</td>
</tr>
<tr>
<td>MIPS.PROfileChart.sYmbol</td>
<td>Display MIPS for all program symbols graphically.</td>
</tr>
<tr>
<td>MIPS.STATistic.sYmbol</td>
<td>Display MIPS for all program symbols numerically.</td>
</tr>
</tbody>
</table>
Nesting Function Analysis OS

Function nesting analysis for OS requires that OS-aware debugging is configured. For more information refer to “OS-aware Debugging” (glossary.pdf).

<table>
<thead>
<tr>
<th>Trace.STATistic.Func</th>
<th>Nesting function run-time analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>- numeric display</td>
<td></td>
</tr>
<tr>
<td>- core information is discarded exceptions are the @(unknown) task and the @(interrupt) task</td>
<td></td>
</tr>
</tbody>
</table>

![Image of Trace.STATistic.Func](image1)

![Image of BiTrace.STATistic.FUNC](image2)
# Survey

<table>
<thead>
<tr>
<th>survey</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>func</strong></td>
</tr>
<tr>
<td><strong>total</strong></td>
</tr>
<tr>
<td><strong>intr</strong></td>
</tr>
</tbody>
</table>

---

### survey (issue indication)

- **stopped:** `<time>`
  - The analyzed trace recording contains program stops. `<time>` indicates the total time the program execution was stopped.

- **<number> problems**
  - The nesting analysis contains problems. Please contact statistic-support@lauterbach.com.

- **<number> workarounds**
  - The nesting analysis contains issues, but TRACE32 found solutions for them. It is recommended to perform a sanity check on the proposed solutions.

- **stack overflow at `<record>`**
  - The nesting analysis exceeds the nesting level 200. It is highly likely that the function exit for an often called function is missing. The command Trace.STATistic.TREE can help you to identify the function. If you need further help please contact statistic-support@lauterbach.com.

- **stack underflow at `<record>`**
  - The nesting analysis exceeds the nesting level 200. It is highly likely that the function entry for an often executed function is missing. The command Trace.STATistic.TREE can help you to identify the function. If you need further help please contact statistic-support@lauterbach.com.
columns

range (NAME)  function name, sorted by their recording order as default

\`\`\`\vm\vmlinux\hrtimer\hrtimer_cancel\@logcat\`\`

HLL function hrtimer_cancel running in process @logcat.

Please be aware that no core information is provided for processes and their functions.
Nesting function run-time analysis can also be performed per process.

```
Trace.STATistic.Func /TASK <task_magic> | <task_name> | <task_id>
```

```
Trace.STATistic.Func /TASK "logcat"
```

![Graph showing function run-time analysis](image-url)
Interrupt Functions

Interrupt service routines are assigned to the @(interrupt) task. Core information is provided for the @(interrupt) task.

An arrow before the interrupt function indicates the function executed after the interrupt occurred:

\[
\downarrow \text{[vmlinux\Global\apic\timer\interrupt]}@\text{(interrupt)}:1
\]

The unknown Task

All function recorded before the first process switch is recorded are assigned to the @(unknown) task. Core information is provided for the @(unknown) task.
**Columns (cont.)**

<table>
<thead>
<tr>
<th>Column</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>total</td>
<td>total time within the function</td>
</tr>
</tbody>
</table>
| min    | shortest time between function entry and exit, time spent in interrupt service routines is excluded  
No **min** time is displayed if a function exit was never executed. |
| max    | longest time between function entry and exit, time spent in interrupt service routines is excluded |
| avr    | average time between function entry and exit, time spent in interrupt service routines is excluded |
If function entries or exits are missing, this is displayed in the following format:

\(<\text{times within the function }>. (<\text{number of missing function entries} >)/(<\text{number of missing function exits} >)\).

3671. (0/1)

Interpretation examples:

1.  \(2. (2/0)\): 2 times within the function, 2 function entries missing
2.  \(4. (0/3)\): 4 times within the function, 3 function exits missing
3.  \(11. (1/1)\): 11 times within the function, 1 function entry and 1 function exit is missing.

If the number of missing function entries or exits is higher the 1 the analysis performed by the command `Trace.STATistic.Func` might fail due to nesting problems. A detailed view to the trace contents is recommended.

<table>
<thead>
<tr>
<th>columns (cont.)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>count</strong></td>
</tr>
<tr>
<td>number of times within the function</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>columns (cont.)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>intern%</strong> (InternalRatio, InternalBAR.LOG)</td>
</tr>
<tr>
<td>ratio of time within the function without subfunctions, TRAP handlers, interrupts (net time)</td>
</tr>
</tbody>
</table>
Pushing the **Config**… button allows to display additional columns
<table>
<thead>
<tr>
<th><strong>columns (cont.) - times only in function</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Internal</strong></td>
</tr>
<tr>
<td><strong>IAVeRage</strong></td>
</tr>
<tr>
<td><strong>IMIN</strong></td>
</tr>
<tr>
<td><strong>IMAX</strong></td>
</tr>
<tr>
<td><strong>InternalRatio</strong></td>
</tr>
<tr>
<td><strong>InternalBAR</strong></td>
</tr>
</tbody>
</table>
## Interrupt Details

<table>
<thead>
<tr>
<th>Function</th>
<th>total time the function was interrupted</th>
<th>max. time one function pass was interrupted</th>
<th>number of interrupts that occurred during the function run-time</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>cpuidle_idle</code></td>
<td>52.448ms</td>
<td>121.054us</td>
<td></td>
</tr>
<tr>
<td><code>timekeeping_ktime_get</code></td>
<td>6.187us</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td><code>load_time_from_ktime</code></td>
<td>3.462us</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td><code>pptn_trace_harding_on</code></td>
<td>4.657us</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td><code>ntime_ns_to_timeval</code></td>
<td>0.964us</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td><code>time_ns_to_timeval</code></td>
<td>1.174us</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td><code>idle_cpuidle_idleswapper</code></td>
<td>56.778ms</td>
<td>120.672us</td>
<td></td>
</tr>
<tr>
<td><code>menu_reflect</code></td>
<td>0.028us</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td><code>debug_cmp_processor_idleswapper</code></td>
<td>12.309us</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

**columns (cont.) - interrupt times**

- **ExternalINTR**: total time the function was interrupted
- **ExternalINTRMAX**: max. time one function pass was interrupted
- **INTRCount**: number of interrupts that occurred during the function run-time
### Time in Other Tasks

**columns - process related information**

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>TASKCount</strong></td>
<td>number of tasks that interrupt the function/task</td>
</tr>
<tr>
<td><strong>ExternalTASK</strong></td>
<td>total time in other tasks</td>
</tr>
<tr>
<td><strong>ExternalTASKMAX</strong></td>
<td>max. time 1 function/task pass was interrupted by a task</td>
</tr>
</tbody>
</table>

![Graph showing time in other tasks](image)
It is also possible to get a task/process-specific tree.

Trace.STATistic.TREE /TASK "rild"
GROUPs for OS-aware Tracing

TRACE32 PowerView provides the GROUP command to structure the trace evaluation.

If you use a target OS such a Linux, the following groups are created by the Lauterbach scripts and Lauterbach OS menus:

- A GROUP “kernel”, color RED, to mark the OS kernel.
- A GROUP “droid”, color BLUE, to mark virtual machine byte code e.g. Android/Dalvik.
- A GROUP `<process_name>` per process, color GREEN.
- A GROUPs `<module_name>` per kernel module, color YELLOW.

A group can have the following statuses:

- enable
- enable + merge
- enable + hide
If a GROUP is enabled:

- The trace information recorded for the group members is marked with the color assigned to the group.

- Group-based trace analyses commands are provided e.g. `Trace.STATistic.GROUP`. 
If a GROUP is enabled and merge is checked:

- The group represents its members in all trace analysis windows. No details about group members are displayed.
If a GROUP is enabled and hide is checked:

- The group represents its members in all trace analysis windows. No details about group members are displayed (same as merge checked).
- The trace information recorded for the group members is hidden in the Trace.List window.
GROUP Creation

The GROUPs “kernel” and “droid” are typically created in the start-up script that sets up the OS-aware debugging.

```
GROUP.Create <group_name> <address_range> /<color>
```

GROUP.Create "kernel" XP:0xffffffff80000000--0xffffffffffffffff /RED
GROUP.Create "droid" XP:0x0000000040000000--0x000000006FFFFFFF /BLUE

<process> or <module> GROUPs are created when their symbol information is loaded.

For details refer to the autoload script e.g. ~/demo/x64/kernel/linux/awareness/autoload.cmm.

For more details about GROUPs refer to the GROUP command group.