### TRACE32 Online Help

- TRACE32 Directory
- TRACE32 Index

#### TRACE32 Documents

- ICE In-Circuit Emulator
- ICE Target Guides

#### ICE Emulator for 68HC11

- WARNING
- Quick Start
- Troubleshooting
  - Hang-Up
  - Dualport Errors
- FAQ

#### Basics

- Emulation Modes
- CPU Modes
- SYStem.Clock
- SYStem.Access
- Code Sequencer

#### General SYStem Settings and Restrictions

- General Restrictions
- SYStem.Option Trace
- SYStem.Option PerReset
- SYStem.Option TestClock
- SYStem.Option BASE
- SYStem.Option PLL
- SYStem.Option RWMC
- SYStem.Option TRANS
- SYStem.Line EC

#### Exception Control

- RESET Control
- eXception.Activate
- eXception.Enable
- eXception.Trigger
- eXception.Pulse

©1989-2019 Lauterbach GmbH
For general informations about the In-Circuit Debugger refer to the “ICE User’s Guide” (ice_user.pdf). All general commands are described in “PowerView Command Reference” (ide_ref.pdf) and “General Commands and Functions”.
**WARNING**

<table>
<thead>
<tr>
<th>NOTE:</th>
<th>Do not connect or remove probe from target while target power is ON.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Power up: Switch on emulator first, then target</td>
</tr>
<tr>
<td></td>
<td>Power down: Switch off target first, then emulator</td>
</tr>
</tbody>
</table>
Quick Start

tbd.
**Troubleshooting**

**Hang-Up**

If you are not able to stop the emulation, there may be some typically reasons:

| Clock Error | The clock lines between the target and the CPU on the probe are very short. Therefore normally no problems should occur when using an external crystal. Be sure that the capacitors on the target have a value of 20 pF minimum and are with short routes connected to the CPU socket. |

**Dualport Errors**

Dualport errors may occur by the following conditions:

1. The operation frequency in GAP access mode is higher than 3 MHz.
2. The clock signal is switched off.
3. The CPU is hold in STOP state for a too long time.

To solve problems with dualport error first increase the `SYStem.TimeReq` value. Be sure that the `SYStem.TimeOut` value is bigger than the access time limit. If it is not possible to solve the problem by changing the values, you must switch to `DENIED` mode. In this mode no access to memory is possible while running realtime emulation. The dualport access has no effect on CPU performance.
<table>
<thead>
<tr>
<th>Debugging via VPN</th>
<th><strong>The debugger is accessed via Internet/VPN and the performance is very slow. What can be done to improve debug performance?</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Ref: 0307</td>
<td>The main cause for bad debug performance via Internet or VPN are low data throughput and high latency. The ways to improve performance by the debugger are limited:</td>
</tr>
</tbody>
</table>

In PRACTICE scripts, use "SCREEN.OFF" at the beginning of the script and "SCREEN.ON" at the end. "SCREEN.OFF" will turn off screen updates. Please note that if your program stops (e.g. on error) without executing "SCREEN.OFF", some windows will not be updated.

"SYStem.POLLING SLOW" will set a lower frequency for target state checks (e.g. power, reset, jtag state). It will take longer for the debugger to recognize that the core stopped on a breakpoint.

"SETUP.URATE 1.s" will set the default update frequency of Data.List/Data.dump/Variable windows to 1 second (the slowest possible setting).

prevent unneeded memory accesses using "MAP.UPDATEONCE [address-range]" for RAM and "MAP.CONST [address--range]" for ROM/FLASH. Address ranged with "MAP.UPDATEONCE" will read the specified address range only once after the core stopped at a breakpoint or manual break. "MAP.CONST" will read the specified address range only once per SYStem.Mode command (e.g. SYStem.Up).
**Is there a simple way to control target power supply via the ICE to prevent problems after the ICE has been powered off?**

Follow the sequence below.

If you own an output probe COUT8, connect it to the STROBE output connector.

Type PULSE2. and press F1. You will get the pin out of the output probe COUT8. Pin 13 (OUT6) delivers +5 V after the emulator has finished its initialization and 0 V if the emulator is powered off. This can be used to drive a relay via a transistor to switch the target power on and off automatically if the Pulse Generator is not used for other purposes. The schematic of the switching unit can be found in the file TARGETC.CMM.

Additionally Pin 13 (OUT6) can be controlled by ICE commands.

```
Target power supply off. "PULSE2.P +"
Target power supply on. "PULSE2.P -"
```

The following PRACTICE command file creates 3 buttons in the Toolbox for:

```
Target power on
Target power off
Target power off and QUIT.
```

To show the buttons automatically after starting the TRACE32 software, call the script with the DO command from system-settings.cmm in your TRACE32 system directory (create system-settings.cmm if it does not exist).

https://www.lauterbach.com/faq/targetc.cmm

---

**Why is the location after break wrong?**

Most emulators use some bytes of user stack for the break system. Therefore it is necessary to have valid stack, if single step or breakpoints are used.
The CONFIG Register does not react on modifications.

The CONFIG Register is implemented with EEPROM cells. It can be written anytime in any mode with the mechanism for programming EEPROM. Writing has no immediate effect. The new value gets active with the next reset. See also chapter 4.4.1.6 CONFIG Register Programming in M68HC11 E Series Technical Data Book.

So, for changing the value use the following PRACTICE commands:

```
SYStem.Down
SYStem.CPU SingleTst
SYStem.Mode AloneInt
Data.Set EEPROM:103f value
SYStem.Down
SYStem.Mode AloneInt
Data.dump 103f
```

Then you can see the changed value.
How can I program registers, which can be accessed through the first 64 CPU cycles only.

In TEST mode, the emulator can access all registers at any time. In EXPANDED or SINGLE mode, the processor must run execute a RESET. The following example shows, how the eXception. Activate instruction can be used for generating an immediate reset:

```
; setup operation modes
  sys.res
  sys.cpu expanded
  sys.m ee
; disable EPROM
  d.s 3f 04
; map memory
  map.def 0--0ffff
; define reset vectors
  d.s 0ffe %w 1000
  d.s 0bffe %w 1000
; load sample program
  d.a 1000--101f nop
  d.a 1020 bra 1020
; example for option register programming
  d.a 1010 ldaa #0
  d.a , staa 39
; set 1st breakpoint, typically on 'main' in C program
  b.s 1020 /p
; activate cpu reset
  x.a cpureset on
; start emulation
  g
; release cpu reset
  x.a cpureset off
; check if o.k.
  wait 0.1s
  if n:state.run():a:r(pc)==1020
    print "Startup o.k."
  enddo
```
The ICE-11 emulation head supports all 68HC11 derivatives from Freescale Semiconductor and Toshiba. The adaption to different probes is done by changing the module. Modules support both DIL and PLCC versions, where applicable. The maximum frequency of the base modul is 6 (24) MHz, however the emulation is only possible to the max. speed of the MCU's available from the chip manufacturer. All emulation probes support single chip and expanded modes. The probes for 68HC1-K/N/C may run with or without MMU. The emulator supports either 1 MByte directly or 256 pages with 64 K each together with banked target systems or paged EPROMs. An additional slot in the base modul offers upgrading with the port analyzer to get timing and state trace features for all MCU I/O ports.

### Emulation Modes

The emulation head can stay in 6 modes. The modes are selected by the `SYStem.Up` or the `SYStem.Mode` command.

Format:  

```
SYStem.Mode <mode>
```

- `<mode>`:
  - ResetDown
  - ResetUp
  - AloneInt
  - AloneExt
  - EmulInt
  - EmulExt

The emulator supports either 1 MByte directly or 256 pages with 64 K each together with banked target systems or paged EPROMs. An additional slot in the base modul offers upgrading with the port analyzer to get timing and state trace features for all MCU I/O ports.
<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset Down</td>
<td>Target is down, all drivers are in tristate mode.</td>
</tr>
<tr>
<td>Reset Up</td>
<td>Target has power, drivers are logically in inactive state, but not tristate.</td>
</tr>
<tr>
<td>Alone Internal</td>
<td>Probe is running with internal clock, driver inactive.</td>
</tr>
<tr>
<td>Alone External</td>
<td>Probe is running with external clock, driver inactive.</td>
</tr>
<tr>
<td>Emulation Internal</td>
<td>Probe is running with internal clock, strobes to target are generated.</td>
</tr>
<tr>
<td>Emulation External</td>
<td>Probe is running with external clock, strobes to target are activated.</td>
</tr>
</tbody>
</table>

In active mode, the power of the target is sensed and by switching down the target the emulator changes to **RESET** mode. The probe is not supplied by the target. When running without target, the target voltage is simulated by an internal pull-up resistor.
The emulator single chip mode is made by port replacement chips like MC68HC24, MC68HC26 or MC68HC27. The emulator may run in **Single Chip**, in **Expanded** and in **Test** mode. A special mode named **Single Test** is available to use all the features of the **Test** mode together with targets in single chip mode.

This command selects the operation mode of the emulator. The command may only be executed in **SYS.RES** mode and must be set to the correct operation mode. External mode pins on the emulator probe are not sensed.

**Format:**  
```
SYStem.CPU <mode>
```

**<mode>:**  
- **Single**  
  The CPU is running in Expanded mode, the port replacement chip is active.
- **Expanded**  
  The CPU is running in Expanded mode, the port replacement chip is switched off.
- **Single Test**  
  The CPU is running in Test mode, but the port replacement is switched on.
- **Test**  
  The CPU is running in Test mode, but may be switched to Expanded mode under software control.
- **Bootstrap**  
  The emulator starts in SingleTest mode, but the Bootstrap mode is selected, if the CPU is forced to RESET in realtime emulation. The boot program which is downloaded must set the CPU to expanded mode while running in the internal RAM. Don't set breakpoints on the bootstrap program (internal). The emulation must run in denied mode until the bootstrap sequence has been completed.
- **Bootstrap Expanded**  
  The emulator starts in Test mode, the Bootstrap mode is selected on CPU reset by the target. No change in the downloaded program is necessary. The emulation must run in denied mode until the bootstrap sequence has been completed.

It is highly recommended to test software in **Test** or **Single Test** mode. When starting emulation in Test mode the **IRV** bit is automatically set to 1 to show internal read accesses on the data bus. In this way the analyzer may trace and trigger on internal data read cycles.

On starting the emulation monitor the EEPROM block protection is disabled.

Some control bits which may only be changed within the first 64 clock cycles are open in Test mode.
The Bootstrap mode may be emulated in Test mode:

```
sys.cpu singletest ; Start in Test or SingleTest mode
d.s 103c 0f5 ; Switch RBOOT flag to ON
map.ram 0x0bf40--0x0bfff ; Map memory in boot area
d.copy 0x0bf40--0x0bfff ; Copy to ram
map.ram 0x0ffc0--0x0ffff ; Map vector table
d.copy 0x0bfc0--0x0fbff 0x0ffc0 ; Copy Vector table
d.s 103c 0x075 ; Switch RBOOT off
r.s pc 0x0bf40 ; Set program counter
```

The boot program may be now tested with breakpoints and single step. If running in bootstrap mode no trace or breakpoint is possible as the emulation CPU has set the internal bus to single chip mode.
**SYStem.Clock**

Clock generation

<table>
<thead>
<tr>
<th>Format:</th>
<th>SYStem.Clock <code>&lt;option&gt;</code></th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;option&gt;</code>:</td>
<td>VCO</td>
</tr>
<tr>
<td>High</td>
<td></td>
</tr>
<tr>
<td>Mid</td>
<td></td>
</tr>
<tr>
<td>Low</td>
<td></td>
</tr>
</tbody>
</table>

**VCO**  
Variable frequency 1 … 35 MHz.

**Low, Mid, High**  
2.5, 5.0 or 10.0 MHz.

---

**SYStem.Access**

Dualport Modes

<table>
<thead>
<tr>
<th>Format:</th>
<th>SYStem.Access <code>&lt;mode&gt;</code></th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;mode&gt;</code>:</td>
<td>GAP</td>
</tr>
<tr>
<td></td>
<td>DUMMY</td>
</tr>
<tr>
<td></td>
<td>Prefetch</td>
</tr>
<tr>
<td></td>
<td>Denied</td>
</tr>
</tbody>
</table>

**GAP**  
The dualport access is done while E signal is low. As two memory cycles appear in one CPU cycle, this way of dualport access is limited to bus frequencies up to 3 MHz. Dynamic emulation memory may only be used in this operation mode (otherwise refresh error occurs).

**DUMMY**  
The dualport access is made on CPU idle cycles (address = 0xffff).

**Prefetch**  
Dualport access is done on prefetch cycles marked by the code sequencer.

**Denied**  
No dualport access is allowed while the realtime emulation is running. This mode must be used if the CPU is hold in stop state for long time or if the clock signal is switched off.
TRACE32-ICE11 uses a special code sequencer to classify CPU bus cycles on realtime emulation. This feature allows perfect trigger and trace functions as prefetch cycles or idle cycles are not traced. The sequencer offers many functions not available on competitive emulation systems.

- **Perfect coverage analysis**, prefetch cycles don't set read flags
- **No trigger on prefetch** to data fields within code area
- **Program breakpoints** may be set in data area to protect
- **Data breakpoints** may be set in code area for protection
- **Select trace on data transfers only**
- **Easy trigger on exception cycles**
- **Selective trace**
### General SYStem Settings and Restrictions

#### General Restrictions

<table>
<thead>
<tr>
<th>Program Break and Single Stepping in Internal Memory</th>
<th>Program breakpoints are not executed if set in internal RAM. Single stepping is not possible.</th>
</tr>
</thead>
<tbody>
<tr>
<td>EPROM/ROM versions</td>
<td>Versions with internal program memory must be used in Test or SingleTst mode or the internal EPROM must be turned off (EPON bit in CONFIG register).</td>
</tr>
<tr>
<td>Stack Usage</td>
<td>If the stack pointer is placed in external memory, no stack memory is needed for emulation. The stack size should be 9 bytes longer than used by the program. In internal memory area 9 bytes below the stack limit are first written before starting realtime emulation. Stackpointer should never be set to register area.</td>
</tr>
<tr>
<td>COP Function</td>
<td>If the watchdog function is activated in the Option Register (EEPROM) the emulator is not able to start in Single or Expanded mode. In this case start the emulator has to start in Test Mode and then the Option Register may be changed.</td>
</tr>
<tr>
<td>X Register</td>
<td>The X register may be set or reset in the register window. This does not change the status of the X register in the CPU. When starting in realtime the value of this shadow register is copied to the CPU. If reset the X register may never be set again with the Register command till the CPU is reset again either on target or by selecting an emulation mode (SYStem.Mode).</td>
</tr>
<tr>
<td>4XCLK</td>
<td>The output pin 4XCLK should not be switched off, because this signal is used for the emulator logic.</td>
</tr>
<tr>
<td>On-Board Programming</td>
<td>On-Board Programming with external programmers is not allowed with the emulation probe (may be damaged).</td>
</tr>
<tr>
<td>Pending Interrupts</td>
<td>If interrupts from internal sources are pending, single stepping will go into the interrupt routine. This behavior can be controlled by the SETUP.IMASKASM command. When starting program execution at an address, where a breakpoint is already set, the emulator will immediately execute the interrupt program. After returning from interrupt it will stop at the breakpoint without moving to the next instruction.</td>
</tr>
<tr>
<td><strong>Port Replacement HC11D</strong></td>
<td>The ports D6 and D7 may be not replaced directly on the 68HC11-D probe. Writing to Port D in single chip mode is fully compatible to the original CPU. The tristate function is the same as on the original CPU. The port read function must on be done at address IOBASE+5 (05H, 1005H,…).</td>
</tr>
<tr>
<td>---------------------------</td>
<td>-------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td><strong>Port Replacement HC11F</strong></td>
<td>Port C direction register cannot be read back. The function of port C in single chip mode is not affected.</td>
</tr>
<tr>
<td><strong>I/O Relocation HC11C</strong></td>
<td>Internal I/O and RAM must be relocated within the first 2 KByte of a 4 KByte block (A11 must be 0).</td>
</tr>
<tr>
<td><strong>Access to Protected Registers</strong></td>
<td>The values for the INIT registers must be set by the <strong>SYStem.Option INIT</strong> command. All other 64-cycle protected registers can only be set in the TEST modes, or when a CPU reset is generated while the emulation is running.</td>
</tr>
</tbody>
</table>
**SYStem.Option Trace**

Trace options

Format: \[SYStem.Option <option>\]

\(<option>\):

- **TraceAll** [ON | OFF]
- **TraceWait** [ON | OFF]
- **TraceRes** [ON | OFF]

- **TraceAll**
  Normally dummy cycles and prefetches are not traced by the analyzer. All CPU cycles are traced if this option is set ON.

- **TraceWait**
  Normally wait cycles (the cycles between the WAIT command and the next opcode fetch cycle).

- **TraceRes**
  The reset line on the CPU disables the trace analyzer. To see also this cycles switch on this option.

**SYStem.Option PerReset**

Reset target

Format: \[SYStem.OptionPerReset [ON | OFF]\]

When activated, the reset output line is active while the system is down. This ensures that the target peripherals in reset state after the emulation is activated.

**SYStem.Option TestClock**

Clock sense

Format: \[SYStem.Option TestClock [ON | OFF]\]

The emulator measures the system clock and switches down the emulator if a clock fail is detected. Some derivatives stop also the oscillator when the STOP command is executed. To prevent from switching down the emulation when the oscillator is stopped, set this option to OFF.
The INIT register may be only set in the first 64 clock cycles after reset. Therefore the monitor program on the emulator uses this value to remap internal memory and ports. This value must be same value used in the program. On reset when running in realtime the target program must set the INIT register again to the same value. This value must be set correctly it also defines the chip select of the port replacement chip and the bus control while accessing internal memory. On the 68HC11C0 the lower byte defines the start address of the I/O and the upper byte the start address of the RAM (INIT2). A value of 0ff in the upper byte disables the internal RAM of the 68HC11C0.

**SYStem.Option PLL**

**PLL mode**

<table>
<thead>
<tr>
<th>Format: SYStem.Option PLL [ON</th>
<th>OFF]</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>The PLL operation is disabled</td>
</tr>
<tr>
<td>ON</td>
<td>The PLL operation is enabled</td>
</tr>
</tbody>
</table>

Derivatives with PLL (like 68HC11P) inside must be set to the correct mode before starting-up the emulation system.

**SYStem.Option RWMC**

**Memory strobe mode**

<table>
<thead>
<tr>
<th>Format: SYStem.Option RWMC [ON</th>
<th>OFF]</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>The CPU memory access uses the R/W and E- signal.</td>
</tr>
<tr>
<td>ON</td>
<td>The CPU memory access uses the RD- and WR- signal.</td>
</tr>
</tbody>
</table>

The bus interface of the 68HC11C derivatives has 2 modes: An 6811 like mode with E- and R/W function and an INTEL like mode with RD- and WR- signals.
The SYStem.Option Trans has effect on logical addresses smaller than 64K. If it is on, then accesses to this area show the 64K of memory as seen by the CPU in the current paging configuration. This is the transparent mode. If it is off, then in banked areas page zero of this area is shown and the contents of the according page register has no influence. It has no effect on the memory access of the CPU executing user code.

<table>
<thead>
<tr>
<th>Address</th>
<th>Access to</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000--00ffff</td>
<td>current 64K address space (when TRANS is on)</td>
</tr>
<tr>
<td>000000--00ffff</td>
<td>page 0 (when TRANS is off)</td>
</tr>
<tr>
<td>010000--0fffffff</td>
<td>pages 1..0ff</td>
</tr>
<tr>
<td>100000--0fffffff</td>
<td>current 64K address space</td>
</tr>
</tbody>
</table>

**SYStem.Line EC**

**Strobe control**

Format: `SYStem.Line EC [ON | OFF]`

- **OFF**
  - E signal is low if emulation is stopped, and active if emulation is running
- **ON**
  - E signal is always active

In Expanded and Test mode, the access to peripheral devices is controlled by the E line and the address bus. To stop access while the emulation is stopped, the emulator sets address output to 0ffxxh and switches of the Write line. In this address range from 0xFF00--0xFFFF no I/O ports should be mapped. The CPU accesses 0xffff in idle/dummy cycles). Additionally the E line may also be stopped (Off). However some targets use this line as clock signal. Stopping the E clock will force fatal errors in the target system.
Exception Control

RESET Control

The reset line (input and output) is controlled by a bridge with analog switches and diodes.

```
RESET input

VCC
\ | |
R1 R2
\ | |
\ \ \ | |
S2 S3 S4
\ | |
GND

R1 = 22K  
R2 = 4.7K  
R3 = 220

S1  Reset Target  X.Activate PerReset  
     X.Puls PerReset * running

S2  Reset Out  running

S3  Reset In  X.Enable Reset * running

S4  Internal Reset  Emulator Control  
     X.Activate CpuReset * running  
     X.Puls  CpuReset * running
```

©1989-2019 Lauterbach GmbH
### Formats

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CpuReset</strong></td>
<td>Activates the RESET line of the CPU.</td>
</tr>
<tr>
<td><strong>PerReset</strong></td>
<td>Activates the RESET line on target side.</td>
</tr>
<tr>
<td><strong>IRQ</strong></td>
<td>Activates the IRQ line.</td>
</tr>
<tr>
<td><strong>XIRQ</strong></td>
<td>Activates the XIRQ line.</td>
</tr>
<tr>
<td><strong>OFF</strong></td>
<td>No activation of any exception line.</td>
</tr>
<tr>
<td>Format</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>`eXception.Enable CpuReset [ON</td>
<td>Enables the RESET line of the CPU.</td>
</tr>
<tr>
<td></td>
<td>OFF]`</td>
</tr>
<tr>
<td>`eXception.Enable PerReset [ON</td>
<td>Enables the RESET line on target side.</td>
</tr>
<tr>
<td></td>
<td>OFF]`</td>
</tr>
<tr>
<td>`eXception.Enable IRQ [ON</td>
<td>Enables the IRQ line.</td>
</tr>
<tr>
<td></td>
<td>OFF]`</td>
</tr>
<tr>
<td>`eXception.Enable XIRQ [ON</td>
<td>Enables the XIRQ line.</td>
</tr>
<tr>
<td></td>
<td>OFF]`</td>
</tr>
<tr>
<td><code>eXception.Enable OFF</code></td>
<td>Disable all exception line.</td>
</tr>
<tr>
<td><code>eXception.Enable ON</code></td>
<td>Enables all exception lines.</td>
</tr>
</tbody>
</table>

**CpuReset**
- Enables the RESET line of the CPU.

**PerReset**
- Enables the RESET line on target side.

**IRQ**
- Enables the IRQ line.

**XIRQ**
- Enables the XIRQ line.

**OFF**
- Disable all exception line.

**ON**
- Enables all exception lines.
### eXception.Trigger

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>eXception.Trigger RESET [ON</td>
<td>OFF]</td>
</tr>
<tr>
<td>eXception.Trigger STOP [ON</td>
<td>OFF]</td>
</tr>
<tr>
<td>eXception.Trigger IRQ [ON</td>
<td>OFF]</td>
</tr>
<tr>
<td>eXception.Trigger XIRQ [ON</td>
<td>OFF]</td>
</tr>
<tr>
<td>eXception.Trigger Pulse [ON</td>
<td>OFF]</td>
</tr>
<tr>
<td>eXception.Trigger OFF</td>
<td>No trigger on any exception lines.</td>
</tr>
<tr>
<td>eXception.Trigger ON</td>
<td>Trigger on all exception lines.</td>
</tr>
<tr>
<td>Format:</td>
<td>expection.Pulse PerReset [ON</td>
</tr>
<tr>
<td>---------</td>
<td>---------------------------------</td>
</tr>
<tr>
<td>Format:</td>
<td>expection.Pulse CpuReset [ON</td>
</tr>
<tr>
<td>Format:</td>
<td>expection.Pulse IRQ [ON</td>
</tr>
<tr>
<td>Format:</td>
<td>expection.Pulse XIRQ [ON</td>
</tr>
<tr>
<td>Format:</td>
<td>expection.Pulse OFF</td>
</tr>
</tbody>
</table>

**CpuReset**  
Stimulate RESET line of the CPU.

**PerReset**  
Stimulate RESET line on target side.

**IRQ**  
Stimulate on IRQ line.

**XIRQ**  
Stimulate on XIRQ line.

**OFF**  
No stimulation on any exception line.
The EEPROM may be initialized with standard set or load commands using the storage class `EEPROM`:

```
d.s EEPROM:0xB600 2 3 4 5 ; setting bytes

d.s EEPROM:0xB600++0xff 0xff ; clear EEPROM

d.load.b epromdata EEPROM:0xB600 ; loading data
```
Banked Target Systems

In banked systems the upper address lines are either supplied internally or by the external bank probe. 8 additional lines offer 256 different memory banks. Accessing the different pages is done by extending all memory and pc addresses to 24 bit. The address bits A16 to A23 select the memory bank. Every command which makes a memory access first calls a special bank driver subroutine to select the temporary memory bank. On realtime emulation the bank number is traced on the upper 8 bits of the address bus. On breakpoints the bank address is stored back to the MSB of the program counter.

This command load the bank driver. The bank driver is a special subroutine to select the actual bank. Loading a special bank driver gives a maximum in flexibility to the user. A bank address delivered by the emulator may be used to set microcontroller ports or external MMUs in the target system. The bank file consists of a code number defining the bank operation mode and a code area which consists of a subroutine to set the correct bank state. Writings to internal CPU ports may be executed directly, while ports in target systems must be accessed by a special system call to address 1800H. The internal bank address is places in accu A when calling the subroutine. The reason for the call is placed in B (0=init, 1=read, 2=write, 3=go, 4=breakpoint). Register IX holds the address for read or write functions. After a breakpoint (code 4) the current bank can be stored at the address pointed to by register IY plus 21 (decimal). The write function to the target system needs the address in IX and the data in accu A. The BNK register holds the physical bank number. The PP (Program Pointer) register hold the logical 24-bit PC address. The translation between logical bank and physical bank (also for the common areas) is done by the MMU command.

Format:  
SYStem.BankFile <file>

Format:  
SYStem.Bank <option>

<option>:  
OFF
Internal
External
Internal

Internal bank to support paged EPROMs (e.g 27C513). The internal bank register is set by writing to an address range selected by the command **MAP.Bank**

This example uses a common program area on 0x0--0x3fff a banked area from 0x4000--0x7fff with 4 banks:

```
map.res
map.mirror  p:0x0--0x03fff 0x10000
map.mirror  p:0x0--0x03fff 0x20000
map.mirror  p:0x0--0x03fff 0x30000
map.bank    0x4000--0x7fff
system.bankfile banksel.bnk
system.up
```

Bank drivers are special subroutines (max. length 256 bytes) to set the bank or an external mmu:

```
org 27FFH

  db   1       ; select internal mode

  bank:

  org $2800   ; destination area in system memory

  ldx $4000   ; set IX to banked area

  jsr $1800   ; subroutine to write byte to target
              ; system setting the page register in the
              ; EPROM

  rts         ; return
```

External

External banked systems use a register or output pins of the CPU to generate the upper memory addresses. These lines must be feedbacked to the emulator with the bank probe. Unused inputs of the bank probe must be grounded (or jumpered to ground pin).
This example uses a common program area on 0x0--0x3fff a banked area from 0x4000--0x7fff with 4 banks
In this example the bank is selected by bit 6 and 7 of Port A:

```
map.res ; reset mapper
map.mirror p:0x0--0x03fff 0x10000 ; mirror for common area
map.mirror p:0x0--0x03fff 0x20000
map.mirror p:0x0--0x03fff 0x30000
system.bankfile banksel.bnk ; load bank file and activate
system.up ; banking
```

```
org 27FFH

db 2 ; select external mode

bank:

org $2800 ; destination area in system memory

ldab #$03f ; mask bit 6+7
andb $1000 ; store back
stab $1000 ; shift 6 times
asla ;
asla ; store back and set bank address
asla
asla
asla
asla
oraa $1000
staa $1000

rts ; return
```

Now the bank select is done by an external register selected at A000h

```
org 27FFH

db 2 ; select external mode

bank:

org $2800 ; destination area in system memory

ldx #$A000 ; set IX to banked area
jsr $1800 ; subroutine to write byte to emulation
rts ; IX is address, A is date return
```

©1989-2019 Lauterbach GmbH
The next examples shows the map and load commands for translated bank numbers:

This example uses a common program area on 0x0--0x7fff and a banked area from 0x8000--0xffff with 2 banks:

```plaintext
system.bankfile banksel.bnk ; load bank file
system.mode ai ; (uses physical
map.res ; banks)
map.mirror p:0x0--0x7fff 0x10000 ; mirror for common
map.res ; area
map.ram p:0x0--0x0ffff ; map memory in
map.ram p:0x18000--0x1ffff ; banks and common
map.intern
symbol.reset
mmu.reset
mmu.create p:0x00000--0x07fff p:0x00000--0x07fff
mmu.create p:0x08000--0x0ffff p:0x08000--0x0ffff
mmu.create p:0x00000--0x07fff p:0x10000--0x17fff
mmu.create p:0x18000--0x1ffff p:0x18000--0x1ffff
mmu.on
d.load.u applic.dbg /nc ; load file from
; ICC6811 (IAR)
```

### Memory Access Routines

<table>
<thead>
<tr>
<th>Addr</th>
<th>Function</th>
<th>Address</th>
<th>Data</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>1800H</td>
<td>MemWrite</td>
<td>IX</td>
<td>A</td>
<td>-</td>
</tr>
<tr>
<td>1808H</td>
<td>MemRead</td>
<td>IX</td>
<td>-</td>
<td>A</td>
</tr>
</tbody>
</table>
Using the MMU for 68HC11K

This command and the commands **MMU** and **SYStem.Option MMU** support the built-in MMU of the 68HC11K/P processors.

**SYStem.Option MMU**

**MMU usage**

Format:

```
SYStem.Option MMU <mask>
```

The *mask* defines which port pins are used for the address extension. Bits zero to five correspond directly to the pins of port G (XA13 to XA18). A set bit will activate the MMU function on the pin. Bit six is used to control the behavior of the CSPROG line. If set, the CSPROG line is used as A19 for the emulator.

The analyzer and all memory systems and breakpoints are based on the physical address. The display in the analyzer can be both physical or logical addresses. A logical address can have two formats: smaller than 64K or larger. Smaller addresses are assumed to be a logical address as seen by the CPU in the current mmu configuration. If an address is larger than 64K, the address bits A17 to A22 define the physical page (XA13..XA18) used for the access. To access page zero absolute, address A16 must be set, otherwise the address would be interpreted as a logical address in the current CPU space. A logical address alone doesn't uniquely identify the physical address, as the address depends also on the setup of the PGAR, MMSIZ, CSCTL, INIT, INIT2 and MMWBR registers. As a result, logical addresses should only be used, if the mmu registers were already setup. Accessing internal resources (RAM or peripherals) is handled like an access outside of the MMU window. The following schematic shows these relations for some examples:
preset: PGAR=3F, MMSIZ=22, MMWBR=84, MM1CR=10, MM2CR=20, INIT=01

logical address: 5 0 4 5 6 7 (Hex)  
| | | 16 bit |  
XA18..XA13 logical CPU address  
--> physical address: 50567

logical address: 0 1 4 5 6 7 (Hex)  
| | | 16 bit |  
XA18..XA13 logical CPU address  
--> physical address: 00567

logical address: 0 0 4 5 6 7 (Hex)  
| | | 16 bit |  
current-mmu logical CPU address  
--> mmu window 1 at logical address 4000..7fff  
--> physical address: 00567  
+10---  
=10567

logical address: 0 0 c d e f (Hex)  
| | | 16 bit |  
current-mmu logical CPU address  
--> outside mmu windows  
--> physical address: 0cdef  
+7----  
=7cdef
To activate the correct address translation for breakpoints, the **MMU** command must be activated. The following script will prepare the 68HC11K4 for using the MMU with XA13..XA17 and CSPROG line to select between RAM and ROM:

```
map.ram a:0x0++0x3ffff ; memory at physical locations
map.ram a:0x80000++0x7fff

sys.cpu test ; select TEST mode
sys.o mmu 5f ; activate MMU mode for probe (with CSPROG)
sys.m ai

mmu.res ; common area memory
mmu.c 0x008000--0x00bfff 0x38000--0x3bfff ; (16K)
mmu.c 0x000000--0x0002ff 0x0b0000--0x0b02ff ; internal RAM
mmu.c 0x003000--0x003fff 0x80300--0x80fff ; internal registers
mmu.c 0x001080--0x00107f 0x0b1000--0x0b107f ; RAM memory (32K)
mmu.c 0x0007d00--0x0007fff 0x0b7d00--0x0b7fff ; RAM memory
mmu.c 0x010000--0x0103ff 0x000000--0x0003ff ; ROM page #0
mmu.c 0x040000--0x0407ff 0x004000--0x0047ff ; ROM page #1
... mmu.c 0x34c000--0x34ffff 0x34000--0x37fff ; ROM page #13
mmu.c 0x3cc000--0x3cffff 0x3c000--0x3ffff ; ROM page #15
mmu.on ; activate

d.s 0x2d 0x1f ; PGAR PINs XA13..XA17 used as address lines
  ; two windows
  ; window 1 at c000,
  ; window 2 at 0000
  ; offset values for MM1CR and MM2CR
  ; 32K CSPROG size

d.s 0x56 0x32
  ; load application
  ; get reset vector for PC

y.res

d.load.ws applic.h11 /nc
r.res
```

The MMU translation table is used for translating physical addresses (analyzer, trigger) to logical addresses and logical addresses to physical addresses. If a logical address is not defined in the table, the logical to physical translation is done by reading the MMU registers of the CPU and calculating the physical address. This calculation doesn't take care about memory areas, which are overlaid by internal memory or i/o. It is strongly recommended to defined all logical and physical addresses in the MMU table.

**NOTE:** When accessing memory with physical addressing (A:) by the CPU the address for the CPU is transformed to a bank and offset using the MMU table. Physical addressing of emulation memory is always possible without transformation (EA:).
Using the MMU for 68HC11C

This command and the commands `MMU` and `SYStem.Option MMU` support the built-in MMU of the 68HC11C processors.

| Format: | SYStem.Option MMU <mask> |

The `mask` defines which port pins are used for the address extension. The following table shows the possible values:

<table>
<thead>
<tr>
<th>mask</th>
<th>mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>No MMU used</td>
</tr>
<tr>
<td>01</td>
<td>MMU 64K expansion</td>
</tr>
<tr>
<td>03</td>
<td>MMU 128K expansion</td>
</tr>
<tr>
<td>07</td>
<td>MMU 256K expansion</td>
</tr>
<tr>
<td>11</td>
<td>MMU 64K expansion, CSPROG used</td>
</tr>
<tr>
<td>13</td>
<td>MMU 128K expansion, CSPROG used</td>
</tr>
<tr>
<td>17</td>
<td>MMU 256K expansion, CSPROG used</td>
</tr>
</tbody>
</table>

**WARNING:** Switch off the internal ROM when using the 68HC11C0 with MMU in TEST mode (bit RBOOT in HPRIO).

In TEST mode the external memory at the address of the internal RAM or I/O location cannot be accessed.

When CSPROG is used to distinguish different memories, is will be used as physical A19 for the emulator.

The analyzer and all memory systems and breakpoints are based on the physical address. The display in the analyzer can be both physical or logical addresses. A logical address can have two formats: smaller than 64 K or larger. Smaller addresses are assumed to be a logical address as seen by the CPU in the current MMU configuration. If an address is larger than 64K, the address bits A16 to A23 define the physical address A10 to A17 (offset for MXADR) used for the access. To distinguish an access to page zero absolute from a logical address A24 must be set. Otherwise the address would be interpreted as a logical address in the current CPU space. A logical address alone doesn't unique identify the physical address, as the address depends also on the setup of the VA, PSA, PEA and PGEN registers. As a result, logical addresses should only be used, if the mmu registers were already setup. Accessing internal resources (RAM or peripherals) is handled like an access outside of the MMU window. Accesses outside the MMU set A16 and A17 according to the MXADRH register (except CSV accesses). This feature can also be used for a second banking outside the CSPROG area. If this area is not banked, it must be mirrored by `MAP.MIRROR` commands. The following schematic shows these relations for some examples:
preset: PGEN=xF, MXADR=03, MXADRL=FC, VA=F0, PSA=60, PEA=B0, INIT=01

logical address: 1 5 0 6 7 8 9 (Hex)
| | | | 16 bit |
MXADR logical CPU address

--> physical address: 14000+6789-6000=14789

 logical address: 1 0 0 6 7 8 9 (Hex)
| | | | 16 bit |
MXADR logical CPU address

--> physical address: 00000+6789-6000=00789

logical address: 0 0 0 6 7 8 9 (Hex)
| | | | 16 bit |
current-mmu logical CPU address

--> MMU window
--> physical address: 06789
  +MXADR +3fc00
  =06389

logical address: 0 0 c d e f (Hex)
| | | | 16 bit |
current-mmu logical CPU address

--> outside mmu windows
--> physical address: 0cdef
  set MXADRH +30000
  A19 (no CSPROG) +80000
  =bcdef

logical address: 0 0 f d e f (Hex)
| | | | 16 bit |
current-mmu logical CPU address

--> inside CSV
--> physical address: 0fdef
  set A16/A17 +30000
  A19 (CSPROG) +00000
  =3fdef
To activate the correct address translation for breakpoints, the **MMU** command must be activated. The following script (../demo/m68hc11/etc/mmu_c0.cmm) will prepare the 68HC11C0 for using the MMU in 256K mode with CSPROG line to select between RAM and ROM (the example was taken from the MC68HC11C0 User Manual):

```c
map.mirror p:0x80000--0x85fff 0x090000 ; mirror common area and
map.mirror p:0x80000--0x85fff 0x0a0000 ; int. I/O
map.mirror P:0x80000--0x85fff 0x0b0000 ; memory at physical
map.ram a:0x0++0x3ffff ; locations
map.ram a:0x80000++0x7fff
map.i

sys.cpu test ; select TEST mode
sys.o mmu 17 ; activate MMU mode for
sys.m ai ; probe (with CSPROG)

mmu.res

mmu.c 0x000000--0x005fff 0x080000--0x085fff ; common area memory
mmu.c 0x000000--0x005fff 0x090000--0x095fff ; and internal I/O and RAM
mmu.c 0x000000--0x005fff 0x0a0000--0x0a5fff
mmu.c 0x000000--0x005fff 0x0b0000--0x0b5fff

mmu.c 0x1006000--0x100afff 0x000000--0x04fff ; ROM page #0 (20K)
mmu.c 0x1146000--0x114afff 0x050000--0x09fff ; ROM page #1 (20K)

... mmu.c 0x1dcafff ; turn off bootprom
mmu.c 0x1e0a000--0x1e0afff 0x03c000--0x03cfff ; disable watchdog
mmu.c 0x00d000--0x00fff 0x03d000--0x03fff ; VA = 0d000
mmu.c 0x0100000--0x010afff 0x040000--0x040fff ; PSA = 6000
mmu.c 0x0200000--0x020afff 0x050000--0x050fff ; PEA = 0b000
mmu.c 0x0300000--0x030afff 0x060000--0x060fff ; PGEN enable MMU and
mmu.c 0x0400000--0x040afff 0x070000--0x070fff ; CSPROG

y.res ; activate

d.s 0x3c 0x75 ; clear symbols
d.s 0x3f 0x05 ; load application
d.s 0x40 0x0d0 ; get reset vector for PC
d.s 0x42 0x60

d.s 0x43 0x0b0

d.s 0x71 0x0f

y.res ; turn off bootprom
d.load.xxx applic.h11 /nc ; disable watchdog
r.res ; VA = 0d000

r.res ; PSA = 6000

y.res ; PEA = 0b000

y.res ; PGEN enable MMU and

y.res ; CSPROG

y.res ; clear symbols

y.res ; load application

r.res ; get reset vector for PC
```

The MMU translation table is used for translating physical addresses (analyzer, trigger) to logical addresses and logical addresses to physical addresses. If a logical address is not defined in the table, the logical to physical translation is done by reading the MMU registers of the CPU and calculating the physical address. This calculation doesn't take care about memory areas, which are overlaid by internal memory or i/o. It is strongly recommended to defined all logical and physical addresses in the MMU table.

**NOTE:** When accessing memory with physical addressing (A:) by the CPU the address for the CPU is transformed to a bank and offset using the MMU table. Physical addressing of emulation memory is always possible without transformation (EA:).
Memory Classes

<table>
<thead>
<tr>
<th>Memory Class</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C:</td>
<td>Specify the same address-area (CPU-access)</td>
</tr>
<tr>
<td>D:</td>
<td></td>
</tr>
<tr>
<td>P:</td>
<td></td>
</tr>
<tr>
<td>A:</td>
<td>Absolute memory access (requires MMU-table)</td>
</tr>
<tr>
<td>AD:</td>
<td></td>
</tr>
<tr>
<td>AP:</td>
<td></td>
</tr>
<tr>
<td>EEPROM:</td>
<td>EEPROM write</td>
</tr>
<tr>
<td>E:</td>
<td>Emulation memory access (dualported)</td>
</tr>
<tr>
<td>ED:</td>
<td></td>
</tr>
<tr>
<td>EP:</td>
<td></td>
</tr>
<tr>
<td>EA:</td>
<td>Physical address (68HC11-K4/KA4/N4 only)</td>
</tr>
</tbody>
</table>

**C:, P: and D:**

This storage classes operate on the same physically memory. They are only used to be compatible with other emulation probes. CPU internal registers and memory may not be accessed dualported, by mapping memory to the same address range data written to the internal memory are also present in the emulation memory.

**EEPROM:**

This storage class is used to program the internal EEPROM. On read cycles there is no difference to the access mode with C: or D:. On write cycles the monitor program executes an EEPROM write protocol.

```plaintext
d.s EEPROM:0E00 " Test "
d.load.b test.bin EEPROM:0e00
```

**EA:**

The storage class EA: is only used for the 68HC11-K/P/C CPU and only if the MMU option is selected.
## Keywords for the Trigger Unit

<table>
<thead>
<tr>
<th>Input Event</th>
<th>Meaning</th>
<th>Analyzer Hardware</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DATA</strong></td>
<td>Data access</td>
<td>ECC8 HAC HA120 SA120</td>
</tr>
<tr>
<td></td>
<td>MEM+STACK+INT+X</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>DUMMY</strong></td>
<td>DUMMY cycle</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>FETCH</strong></td>
<td>any fetch cycle</td>
<td>X X X X</td>
</tr>
<tr>
<td></td>
<td>OPFETCH+SFETCH</td>
<td></td>
</tr>
<tr>
<td><strong>INT</strong></td>
<td>Internal memory access</td>
<td>X X X X</td>
</tr>
<tr>
<td></td>
<td>INTREAD+INTWRITE</td>
<td></td>
</tr>
<tr>
<td><strong>INTREAD</strong></td>
<td>Read internal memory</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>INTWRITE</strong></td>
<td>Write internal memory</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>IREQ</strong></td>
<td>Interrupt request line</td>
<td>X X</td>
</tr>
<tr>
<td><strong>MEM</strong></td>
<td>Memory cycle</td>
<td>X X X X</td>
</tr>
<tr>
<td></td>
<td>MEMREAD+MEMWRITE</td>
<td></td>
</tr>
<tr>
<td><strong>MEMREAD</strong></td>
<td>Memory read cycle</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>MEMWRITE</strong></td>
<td>Memory write cycle</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>OPDATA</strong></td>
<td>Fetch or data cycle</td>
<td>X X X X</td>
</tr>
<tr>
<td></td>
<td>FETCH+DATA</td>
<td></td>
</tr>
<tr>
<td><strong>OPFetch</strong></td>
<td>1st cycle of command</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>PD0..PD5</strong></td>
<td>Port D lines access</td>
<td>X X</td>
</tr>
<tr>
<td><strong>PIRQ</strong></td>
<td>Interrupt request for port B or C (port replacement)</td>
<td>X X</td>
</tr>
<tr>
<td><strong>PORT</strong></td>
<td>Input line from port analyzer</td>
<td>X X</td>
</tr>
<tr>
<td><strong>PREFETCH</strong></td>
<td>Prefetch cycle (normally not sampled)</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>Read</strong></td>
<td>Read access</td>
<td>X X X X</td>
</tr>
<tr>
<td></td>
<td>FETCH+PREFETCH+DUMMY+MEM-READ +STACKREAD +INTREAD+XREAD</td>
<td></td>
</tr>
<tr>
<td><strong>SFETCH</strong></td>
<td>Sequential fetch (2nd opcode)</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>STACK</strong></td>
<td>Stack access</td>
<td>X X X X</td>
</tr>
<tr>
<td></td>
<td>STACKREAD+STACKWRITE</td>
<td></td>
</tr>
<tr>
<td><strong>STACKREAD</strong></td>
<td>Stack read cycle (internal or memory)</td>
<td>X X X X</td>
</tr>
<tr>
<td><strong>STACKWRITE</strong></td>
<td>Stack write cycle (internal or memory)</td>
<td>X X X X</td>
</tr>
<tr>
<td>Keyword</td>
<td>Description</td>
<td>X1</td>
</tr>
<tr>
<td>---------</td>
<td>-----------------------------------------------------------------------------</td>
<td>----</td>
</tr>
<tr>
<td>WAIT</td>
<td>Wait cycle (cycles between WAIT opcode and interrupt, normally not sampled)</td>
<td>X</td>
</tr>
<tr>
<td>Write</td>
<td>Write access</td>
<td>X</td>
</tr>
<tr>
<td>XIREQ</td>
<td>XIRQ input</td>
<td></td>
</tr>
<tr>
<td>XREAD</td>
<td>Exception read (e.g. vector read)</td>
<td>X</td>
</tr>
<tr>
<td>XWRITE</td>
<td>Exception write (e.g. interrupt stack)</td>
<td>X</td>
</tr>
</tbody>
</table>

For not CPU-specific keywords, see non-declarable input variables in “ICE/FIRE Analyzer Trigger Unit Programming Guide” (analyzer_prog.pdf).

**Keywords for the Display**

- **WAIT**: Wait for interrupt, normally not sampled
- **EC**: E clock of CPU
- **PA0..PA7**: Port A
- **PD0..PD5**: Port D
- **PIIRQ**: Port Interrupt
- **XIRQ**
Port Analyzer

Keywords for the Port Analyzer

- Port.A0..Port.A7
- Port.B0..Port.B7
- Port.C0..Port.C7
- Port.D0..Port.D7
- Port.E0..Port.E7  not Version D
- Port.F0..Port.F7
- Port.G0..Port.G7
- Port.H0..Port.H5
- Port.WR..Port.WR
- Port.IRQ..P.IIRQ  Version A,D,E,F
- Port.XIRQ..P.XIRQ  Version A,D,E,F
- Port.H6..Port.H7  Version H,J
- Port.EC  Version F,H,J
- Port.AS  Version A,D,E

Additional Trace Channels

Not used trace channels on Port Analyzer are connected to pins placed on the emulation module.
ICE Emulator for 68HC11

Modul M68HC11-A/E/D

<table>
<thead>
<tr>
<th>25</th>
<th>23</th>
<th>21</th>
<th>19</th>
<th>17</th>
<th>15</th>
<th>13</th>
<th>11</th>
<th>9</th>
<th>7</th>
<th>5</th>
<th>3</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>26</td>
<td>24</td>
<td>22</td>
<td>20</td>
<td>18</td>
<td>16</td>
<td>14</td>
<td>12</td>
<td>10</td>
<td>8</td>
<td>6</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>

1    Port.F0
2    Port.F1
3    Port.F2
4    Port.F3
5    Port.F4
6    Port.F5
7    Port.F6
8    Port.F7
9    Port.G0
10   Port.G1
11   Port.G2
12   Port.G3
13   Port.G4
14   Port.G5
15   Port.G6
16   Port.G7
17   Port.H0
18   Port.H1
19   Port.H2
20   Port.H3
21   Port.H4
22   Port.H5
23-26 GND

Modul M68HC11-F

<table>
<thead>
<tr>
<th>5</th>
<th>3</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>

1    Port.H0
2    Port.H1
3    Port.H2
4    Port.H3
5    Port.H4
6    Port.H5
<table>
<thead>
<tr>
<th>Language</th>
<th>Compiler</th>
<th>Company</th>
<th>Option</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASM</td>
<td>A6801</td>
<td>IAR Systems AB</td>
<td>UBROF</td>
<td>Source level debugging</td>
</tr>
<tr>
<td>C</td>
<td>CX68HC11</td>
<td>Cosmic Software</td>
<td>COSMIC</td>
<td>w. Banking and K4 MMU</td>
</tr>
<tr>
<td>C</td>
<td>GCC11</td>
<td>GNU Compiler Collection</td>
<td>DBX</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>ICC6811</td>
<td>IAR Systems AB</td>
<td>UBROF</td>
<td>Banking support</td>
</tr>
<tr>
<td>C</td>
<td>C11</td>
<td>Introl Corporation</td>
<td>ICOFF</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>HICROSS-C</td>
<td>NXP Semiconductors</td>
<td>HICROSS</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>CC11</td>
<td>NXP Semiconductors</td>
<td>COFF</td>
<td></td>
</tr>
</tbody>
</table>
## 3rd-Party Tool Integrations

<table>
<thead>
<tr>
<th>CPU</th>
<th>Tool</th>
<th>Company</th>
<th>Host</th>
</tr>
</thead>
<tbody>
<tr>
<td>WINDOWS CE PLATF.</td>
<td>-</td>
<td>-</td>
<td>Windows</td>
</tr>
<tr>
<td>BUILDER</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>CODE::BLOCKS</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>C++TEST</td>
<td>-</td>
<td>-</td>
<td>Windows</td>
</tr>
<tr>
<td>ADENEIO</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>X-TOOLS / X32</td>
<td>blue river software GmbH</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>CODEWRIGHT</td>
<td>Borland Software Corporation</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>CODE CONFIDENCE</td>
<td>Code Confidence Ltd</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>TOOLS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CODE CONFIDENCE</td>
<td>Code Confidence Ltd</td>
<td>Linux</td>
<td></td>
</tr>
<tr>
<td>TOOLS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EASYCODE</td>
<td>EASYCODE GmbH</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>ECLIPSE</td>
<td>Eclipse Foundation, Inc</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>CHRONVIEW</td>
<td>Inchron GmbH</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>LDRA TOOL SUITE</td>
<td>LDRA Technology, Inc.</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>UML DEBUGGER</td>
<td>LieberLieber Software GmbH</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>SIMULINK</td>
<td>The MathWorks Inc.</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>ATTOL TOOLS</td>
<td>MicroMax Inc.</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>VISUAL BASIC</td>
<td>Microsoft Corporation</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>INTERFACE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LABVIEW</td>
<td>NATIONAL INSTRUMENTS Corporation</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>TPT</td>
<td>PikeTec GmbH</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>CANTATA</td>
<td>QA Systems Ltd</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>RAPITIME</td>
<td>Rapita Systems Ltd.</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>RHAPSODY IN MICROC</td>
<td>IBM Corp.</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>RHAPSODY IN C++</td>
<td>IBM Corp.</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>TESSY</td>
<td>Razorcat Development GmbH</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>DA-C</td>
<td>RistanCASE</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>TRACEANALYZER</td>
<td>Symtavision GmbH</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>ECU-TEST</td>
<td>TraceTronic GmbH</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>UNDODB</td>
<td>Undo Software</td>
<td>Linux</td>
<td></td>
</tr>
<tr>
<td>TA INSPECTOR</td>
<td>Vector</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>VECTORCAST UNIT</td>
<td>Vector Software</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>TESTING</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VECTORCAST CODE</td>
<td>Vector Software</td>
<td>Windows</td>
<td></td>
</tr>
<tr>
<td>COVERAGE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Company</td>
<td>Product</td>
<td>Comment</td>
<td></td>
</tr>
<tr>
<td>--------------------------</td>
<td>-----------</td>
<td>---------</td>
<td></td>
</tr>
<tr>
<td>CMX Systems Inc.</td>
<td>CMX-RTX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ARM Germany GmbH</td>
<td>RTX51/-tiny</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Module</td>
<td>CPU</td>
<td>F-W0-15</td>
<td>F-W0-35</td>
</tr>
<tr>
<td>--------</td>
<td>----------------</td>
<td>---------</td>
<td>---------</td>
</tr>
<tr>
<td>LA-6682</td>
<td>MC68HC11A</td>
<td>2.0+</td>
<td>2.0+</td>
</tr>
<tr>
<td>LA-6681</td>
<td>MC68HC11C</td>
<td>3.0+</td>
<td>3.0+</td>
</tr>
<tr>
<td>LA-6685</td>
<td>MC68HC11D</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6682</td>
<td>MC68HC11E</td>
<td>2.0+</td>
<td>2.0+</td>
</tr>
<tr>
<td>LA-6683</td>
<td>MC68HC11F</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>-</td>
<td>MC68HC11G</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6684</td>
<td>MC68HC11K</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6684</td>
<td>MC68HC11KA</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6693</td>
<td>MC68HC11KW</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6684</td>
<td>MC68HC11N</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6688</td>
<td>MC68HC11P</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6688</td>
<td>MC68HC11PH</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6685</td>
<td>MC68HC711D</td>
<td>2.0+</td>
<td>2.0+</td>
</tr>
<tr>
<td>LA-6682</td>
<td>MC68HC711E</td>
<td>2.0+</td>
<td>2.0+</td>
</tr>
<tr>
<td>LA-6684</td>
<td>MC68HC711K</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6684</td>
<td>MC68HC711KA</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6688</td>
<td>MC68HC711P</td>
<td>4.0+</td>
<td>4.0+</td>
</tr>
<tr>
<td>LA-6682</td>
<td>MC68HC811E</td>
<td>2.0+</td>
<td>2.0+</td>
</tr>
</tbody>
</table>
Module Overview

- LA-6680: MC68HC11G, PLCC68, 3.0..5.5V
- LA-6681: MC68HC11C, FP64
- LA-6682: MC68HC11A, DIL48
- MC68HC11A, PLCC52
- MC68HC11E, PLCC52
- MC68HC711E, DIL48
- MC68HC711E, PLCC52
- MC68HC811E, PLCC52
- LA-6690: MC68HC11E, PLCC52, 3.0..5.5V
- LA-6683: MC68HC11F, PLCC68
- MC68HC11K, PLCC84
- MC68HC11KA, PLCC68
- LA-6684: MC68HC11N, PLCC84
- MC68HC711K, PLCC84
- MC68HC711KA, PLCC68
- MC68HC11D, DIL40
- MC68HC11D, PLCC44
- MC68HC711D, DIL40
- MC68HC711D, PLCC44
- MC68HC11P, PLCC84
- MC68HC11PH, PLCC84
- MC68HC711P, PLCC84
- LA-6693: MC68HC11KW, ET100-QF49
<table>
<thead>
<tr>
<th>Order No.</th>
<th>Code</th>
<th>Text</th>
</tr>
</thead>
<tbody>
<tr>
<td>LA-6680</td>
<td>LA-6681</td>
<td>ICE-11 Base Module</td>
</tr>
<tr>
<td>M-MC68HC11-C</td>
<td>Module MC68HC11-C</td>
<td></td>
</tr>
<tr>
<td>LA-6682</td>
<td>M-MC68HC11-E-5V</td>
<td>Module MC68HC11-E 5V</td>
</tr>
<tr>
<td>LA-6690</td>
<td>M-MC68HC11-E-3.3V</td>
<td>Module MC68HC11-E 3.3V</td>
</tr>
<tr>
<td>LA-6683</td>
<td>M-MC68HC11-F</td>
<td>Module MC68HC11-F1</td>
</tr>
<tr>
<td>LA-6684</td>
<td>M-MC68HC11-K</td>
<td>Module MC68HC11-K4</td>
</tr>
<tr>
<td>LA-6685</td>
<td>M-MC68HC11-D</td>
<td>Module MC68HC11-D3</td>
</tr>
<tr>
<td>LA-6688</td>
<td>M-MC68HC11-P2</td>
<td>Module MC68HC11-P2</td>
</tr>
<tr>
<td>LA-6693</td>
<td>M-MC68HC11-KW</td>
<td>Module MC68HC11-KW</td>
</tr>
</tbody>
</table>

Additional Options

<table>
<thead>
<tr>
<th>Code</th>
<th>Text</th>
</tr>
</thead>
<tbody>
<tr>
<td>ET100-ETO-QF49</td>
<td>Emul. Adapter for T0 socket ET100-QF49</td>
</tr>
<tr>
<td>ET100-ETO-SE</td>
<td>Emul. Adapter for T0 socket ET100-SE 0.4mm</td>
</tr>
<tr>
<td>ET100-EYA-QF49</td>
<td>Emul. Adapter for YAMAICHI socket ET100-QF49</td>
</tr>
<tr>
<td>ET100-SET-QF49</td>
<td>Surface Mountable Adapter for ET100-QF49</td>
</tr>
<tr>
<td>ET100-ETO-QF49</td>
<td>Emul. Adapter TO-surface mount. ET100-QF49</td>
</tr>
<tr>
<td>ET132-ETS-QF03</td>
<td>Surface Mountable Adapter for ET132-QF03</td>
</tr>
<tr>
<td>ET132-FP132-L</td>
<td>Adapter ET132 to Footprint AMP/3M sockets</td>
</tr>
<tr>
<td>ET132-FP132-R</td>
<td>Adapter ET132 to Footprint AMP/3M socket</td>
</tr>
<tr>
<td>PA64</td>
<td>Port Analyzer</td>
</tr>
<tr>
<td>PLCC-TEST-ADAPTER-68</td>
<td>PLCC Test Adapter 68 Pins</td>
</tr>
<tr>
<td>SIMULATOR-S12-FL</td>
<td>1 User Float. Lic. TRACE32 S12 Simulator</td>
</tr>
</tbody>
</table>
## Operation Voltage

<table>
<thead>
<tr>
<th>CPU</th>
<th>Module</th>
<th>Adapter</th>
<th>Voltage Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>MC68HC11E</td>
<td>LA-6690</td>
<td>-</td>
<td>3.0 .. 5.5 V</td>
</tr>
<tr>
<td>MC68HC11G</td>
<td>-</td>
<td>-</td>
<td>3.0 .. 5.5 V</td>
</tr>
</tbody>
</table>
Physical Dimensions

Dimension

LA-6681  M-MC68HC11-C

cable (400)

SIDE VIEW

TOP VIEW (all dimensions in mm)
Dimension

LA-6682  M-MC68HC11-E-5V
LA-6690  M-MC68HC11-E-3.3V

cable (400)

68HC11A/E Port Repl.

PLCC-52

DIL-48

SIDE VIEW

TOP VIEW (all dimensions in mm)
LA-6685  M-MC68HC11-D

SIDE VIEW

TOP VIEW (all dimensions in mm)
ICE Emulator for 68HC11

LA-6688  M-MC68HC11-P2

SIDE VIEW

TOP VIEW (all dimensions in mm)
Dimension

LA-6693 M-MC68HC11-KW

SIDE VIEW

TOP VIEW (all dimensions in mm)
<table>
<thead>
<tr>
<th>Socket CPU</th>
<th>Adapter</th>
</tr>
</thead>
<tbody>
<tr>
<td>ET100-QF49</td>
<td>YA-1091 ET100-EYA-QF49</td>
</tr>
<tr>
<td>MC68HC11KW</td>
<td>Emul. Adapter for YAMAICHI socket ET100-QF49</td>
</tr>
</tbody>
</table>

**SIDE VIEW**

**TOP VIEW (all dimensions in mm)**