

RISC-V Debugger and Trace

Release 02.2025



TRACE32 Online Help	
TRACE32 Directory	
TRACE32 Index	
TRACE32 Documents	∋
ICD In-Circuit Debugger	∋
Processor Architecture Manuals	5
RISC-V	∋
RISC-V Debugger and Trace	1
History	6
Introduction	7
Brief Overview of Documents for New Users	7
Demo and Start-up Script	8
List of Abbreviations and Definitions	9
Warning1	0
Quick Start of the JTAG Debugger 1	1
Quick Start for Debug Module Configuration1	6
Debug Module Access via JTAG-DTM 1	17
Implicit JTAG-DTM + DM Configuration 1	8
Explicit JTAG-DTM + DM Configuration via RVDMIAP + COREDEBUG 1	9
Debug Module Access via Arm CoreSight Debug Bus 2	21
Quick Start for Multicore Debugging2	23
SMP Debugging 2	23
SMP Debugging - Selective 2	24
SMP Debugging - Multiple Debug Modules 2	25
Homogeneous SMP/AMP Debugging 2	26
Heterogeneous SMP/AMP Debugging 2	27
Troubleshooting	28
Communication Between Debugger and Processor Cannot Be Established 2	28
RISC-V Debugging	30
Debug Specification for External Debug Support 3	30
Disassembler Configuration 3	30
Access Classes 3	32
Description of the Individual Access Classes 3	32
Combination of Several Access Classes 3	34
How to Create Valid Access Class Combinations 3	36

Special RISC-V Access Classes		38
DMI Access Class: Byte Address vs Register Inc	lex	38
Breakpoints		39
Software Breakpoints		39
On-chip Breakpoint Resources		39
On-chip Breakpoints for Instruction Address		39
On-chip Breakpoints for Data Address		39
On-chip Data Value Breakpoints		40
Examples for Standard Breakpoints		41
Floating-Point Extensions		42
Hardware Performance Monitor		44
Hart State: Unavailable		45
Semihosting		46
Vector Extension		47
RISC-V Tracing		48
RISC-V Trace Standards		48
RISC-V Trace Specifications		48
RISC-V Trace IP Blocks		49
N-Trace		50
E-Trace		50
Quick Start for Trace Configuration Basics		51
Quick Start for Trace Configuration Examples		53
Example A: Single-core N-Trace to On-chip Trace	Sink	53
Example B: Multi-core N-Trace to Off-chip Trace S	link	54
N-Trace		55
Trace Message Types		55
Trace Trigger and Filter		55
E-Trace		55
Trace Message Types		55
Trace Trigger and Filter		55
Command Reference: SYStem Commands		56
SYStem.CONFIG.state	Display target configuration	56
SYStem.CONFIG Configure de	ebugger according to target topology	57
<parameters> Describing the "DebugPort"</parameters>		60
<parameters> Describing the "JTAG" Scan Chain</parameters>	and Signal Behavior	63
<pre><parameters> Configuring an Arm CoreSight Debi </parameters></pre>	ug Access Port "CoreSight AP"	68
<pre><parameters> Configuring a RISC-V Debug Acces</parameters></pre>	ss Port	75
<pre><parameters> Describing Debug and Trace "Complexity"</parameters></pre>	oonents"	77
<pre><parameters> Describing Tessent Embedded Ana</parameters></pre>	lytics Details	78
SYStem.CONFIG.HART.INDEX	Set hart index	79
SYStem.CONFIG.NEXUS. <sub_cmd></sub_cmd>	Configure N-Trace trace encoder	80
SYStem.CONFIG.RVATBBRIDGE. <sub_cmd></sub_cmd>	Configure RISC-V ATB bridge	81
SYStem.CONFIG.RVETRACE. <sub_cmd></sub_cmd>	Configure RISC-V E-TRACE	82

SYStem.CONFIG.RVFUNNEL. <sub_cmc< td=""><td>l> Configure RISC-V trace funnel</td><td>83</td></sub_cmc<>	l> Configure RISC-V trace funnel	83
SYStem.CONFIG.RVPIB. <sub_cmd></sub_cmd>	Configure RISC-V pin interface block	85
SYStem.CONFIG.RVSMEMTRACE. <sub< td=""><td>_cmd> System memory sink</td><td>86</td></sub<>	_cmd> System memory sink	86
SYStem.CONFIG.RVSRAMTRACE. <sub< td=""><td>_cmd> RISC-V SRAM trace sink</td><td>87</td></sub<>	_cmd> RISC-V SRAM trace sink	87
SYStem.CPU	Select the CPU to be debugged	88
SYStem.JtagClock	Define JTAG frequency	89
SYStem.LOCK	Tristate the JTAG port	90
SYStem.MemAccess	Select run-time memory access method	91
SYStem.MemAccessStop	Memory access while stopped	93
SYStem.Mode	Establish the communication with the target	94
SYStem.state	Display SYStem.state window	95
Command Reference: SYStem Option Co	ommands	96
SYStem.Option.Address32	Define address format display	96
SYStem.Option.AHBHPROT	Select AHB-AP HPROT bits	96
SYStem.Option.AXIACEEnable	ACE enable flag of the AXI-AP	96
SYStem.Option.AXICACHEFLAGS	Configure AXI-AP cache bits	97
SYStem.Option.AXIHPROT	Select AXI-AP HPROT bits	98
SYStem.Option.DAPDBGPWRUPREQ	Force debug power in DAP	99
SYStem.Option.DAPNOIRCHECK	No DAP instruction register check	99
SYStem.Option.DAPREMAP	Rearrange DAP memory map	100
SYStem.Option.DAPSYSPWRUPREQ	Force system power in DAP	100
SYStem.Option.DEBUGPORTOptions	Options for debug port handling	101
SYStem.Option.DMACTiveRESet	Allow debugger to reset DM via dmactive	102
SYStem.Option.EnReset	Allow the debugger to drive nRESET (nSRST)	102
SYStem.Option.HARVARD	Use Harvard memory model	103
SYStem.Option.HoldReset	Set reset duration time	103
SYStem.Option.IMASKASM	Disable interrupts while single stepping	104
SYStem.Option.IMASKHLL	Disable interrupts while HLL single stepping	104
SYStem.Option.IrWidthDETECTION	Disable JTAG IR width detection	104
SYStem.Option.IsaEXTension	Manually configure support for ISA extensions	105
SYStem.Option.KeepAlive	Keep hart available for debugger	105
SYStem.Option.MMUSPACES	Separate address spaces by space IDs	106
SYStem.Option.ResetDetection	Choose method to detect a target reset	107
SYStem.Option.ResetMode	Select reset method	107
SYStem.Option.SOFTLONG	Use 32-bit access to set SW breakpoints	110
SYStem.Option.SYSDownACTion	Define action during SYStem.Down	111
SYStem.Option.TRST	Allow debugger to drive TRST	111
SYStem.Option.WaitReset	Set reset wait time	112
SYStem.Option.ZoneSPACES	Enable symbol management for zones	113
Command Reference: MMU Commands		115
MMU.DUMP	Page wise display of MMU translation table	115
MMU.List	Compact display of MMU translation table	117
MMU.SCAN	Load MMU table from CPU	119

Command Reference: TrOnchip Co	mmands	122
Command Reference: RVATBBRIDGE Commands		122
RVATBBRIDGE. <sub_cmd></sub_cmd>	Control RISC-V trace ATB bridge	122
Command Reference: RVPIB Comm	nands	123
RVPIB. <sub_cmd></sub_cmd>	Control RISC-V pin interface block	123
Command Reference: RVETRACE	(E-Trace)	125
RVETRACE.OFF	Disable E-TRACE	125
RVETRACE.ON	Enable E-TRACE	125
RVETRACE.Register	Show trace control registers	125
RVETRACE.RESet Reset E-TRACE encoder		126
RVETRACE.TraceID	Configure trace source ID of E-TRACE encoder	126
RVETRACE.TimeStamps Enable / disable E-TRACE encoder timestamps		126
Command Reference: NEXUS (N-T	race)	127
NEXUS.ON	Power on N-Trace encoder	127
NEXUS.OFF	Power off N-Trace encoder	127
NEXUS.TimeStamps	Enable / disable N-Trace encoder timestamps	127
NEXUS.TraceID	Configure trace source ID of N-Trace encoder	128
NEXUS.TraceIDWidth	Configure trace source ID width of N-Trace encoder	128
NEXUS.Register	Show trace control registers	129
NEXUS.RESet	Reset N-Trace encoder	130
Target Adaption		131
Connector Type and Pinout		131
RISC-V Debug Cable with 20 pin	Connector	131

Version 13-Feb-2025

History

12-Dec-2024	Chapter 'RISC-V Tracing' added. A set of commands for configuring the trace infrastructure has been introduced.
05-Aug-2024	New command SYStem.Option.IrWidthDETECTION.
02-Aug-2024	MMU.DUMP, MMU.List, and MMU.SCAN commands updated: 'CPU specific Tables' descriptions added.
24-Jul-2024	New AccessPort RISC-V parameters for the SYStem.CONFIG command. A detailed description can be found in ' <pre>configuring a RISC-V Debug Access Port'.</pre>
22-Jul-2024	New subchapter 'SMP Debugging - Multiple Debug Modules'.
17-Nov-2023	New command SYStem.Option.IsaEXTension.
18-Aug-2023	Marked SYStem.CONFIG.HARTINDEX as deprecated command and replaced by SYStem.CONFIG.HART.INDEX.
17-Oct-2022	New subchapter 'Vector Extension'.
06-Oct-2022	New command SYStem.Mode.StandBy.
06-Oct-2022	New subchapter: 'Hart State: Unavailable'.
29-Aug-2022	New command: SYStem.Option.DMACTiveRESet.
20 101 2022	For the MMUSCAN ALL command CLEAP is now possible as an optional second

20-Jul-2022 For the MMU.SCAN ALL command, CLEAR is now possible as an optional second parameter.

04-Sep-2017 Initial version.

This manual serves as a guideline for debugging and tracing one or multiple RISC-V cores via TRACE32.

Please note that only the **Processor Architecture Manual** (the document you are currently reading) is specific to the core architecture. All other parts of the online help are general and independent of any core architecture. Therefore, if you have questions related to the core architecture, the **Processor Architecture Manual** should be your primary reference.

Brief Overview of Documents for New Users

Architecture-independent information:

- **"Debugger Tutorial**" (debugger_tutorial.pdf): Get familiar with the basic features of a TRACE32 debugger.
- "General Commands" (general_ref_<x>.pdf): Alphabetic list of debug commands.
- "OS Awareness Manuals" (rtos_<os>.pdf): TRACE32 PowerView can be extended for operating system-aware debugging. The appropriate OS Awareness manual informs you how to enable the OS-aware debugging.

Architecture-specific information:

- **"Processor Architecture Manuals"**: These manuals describe commands that are specific for the processor architecture supported by your Debug Cable. To access the manual for your processor architecture, proceed as follows:
 - Choose Help menu > Processor Architecture Manual.

PRACTICE Script Language:

- "Training Script Language PRACTICE" (training_practice.pdf)
- "PRACTICE Script Language Reference Guide" (practice_ref.pdf)

Video Tutorials:

Lauterbach YouTube channel

To get started with the most important manuals, use the Welcome to TRACE32! dialog (WELCOME.view):



Demo and Start-up Script

Lauterbach provides ready-to-run start-up scripts for known hardware that is based on RISC-V.

To search for PRACTICE scripts, do one of the following in TRACE32 PowerView:

- Type at the command line: WELCOME.SCRIPTS
- or choose File menu > Search for Script.

You can now search the demo folder and its subdirectories for PRACTICE start-up scripts (*.cmm) and other demo software.

Search Selection Manuals RISC-V	Pi Search for scripts		
Filter None Chip Board Search for newest scripts at http://www.lauterbach.com/scripts.html CONFIG Title Chip Board Hiftive Unleashed FU540-C000 Hiftive Unleashed Simple demo script for SiFive Hiftive Unleashed E31 DIGILENTARTIX7ARTY 	Search Selection Manuals		
Filter None Chip Board Search for newest scripts at http://www.lauterbach.com/scripts.html CONFIG Title Chip Board Hiftive Unleashed FU540-C000 Hiftive Unleashed Simple demo script for SiFive Hiftive Unleashed E31 DIGILENTARTIX7ARTY 			
	RISC-V 👻 🎁 Search 3	3 demo files found.	
Search for newest scripts at http://www.lauterbach.com/scripts.html Convertight for site to the script for Sife to the stript for Sife to the stript for Sife to the stript for Sife to the script for Sife to the script for Sife to the stript for Sife to the script for Sife t	- Filter		
Search for newest scripts at http://www.lauterbach.com/scripts.html Convertight for site to the script for Sife to the stript for Sife to the stript for Sife to the stript for Sife to the script for Sife to the script for Sife to the stript for Sife to the script for Sife t	None Chip Board		
Config Title Chip Board Simple multicore demo script for SiFive HiFive Unleashed FU540-C000 HiFive Unleashed Simple demo script for RISC-V on SiFive E31 Core Complex (RAM) E31 DIGILENTARTIX7ARTY			
Config Title Chip Board Simple multicore demo script for SiFive HiFive Unleashed FU540-C000 HiFive Unleashed Simple demo script for RISC-V on SiFive E31 Core Complex (RAM) E31 DIGLENTARTIX/ARTY	Search for newest scripts at http://www.lauterbach.com/scripts.html		
Title Chip Board Simple multicore demo script for SiFive HiFive Unleashed FU540-C000 HiFive Unleashed Simple demo script for RISC-V on SiFive E31 Core Complex (RAM) E31 DIGILENTARTIX/ARTY			
Title Chip Board Simple multicore demo script for SiFive HiFive Unleashed FUS40-C000 HiFive Unleashed Simple demo script for RISC-V on SiFive E31 Core Complex (RAM) E31 DIGILENTARTIX7ARTY	CONFIG		
Simple multicore demo script for SiFive HiFive Unleashed FU540-C000 HiFive Unleashed Simple demo script for RISC-V on SiFive E31 Core Complex (RAM) E31 DIGILENTARTIX7ARTY		Chin Poand	
Simple demo script for RISC-V on SiFive E31 Core Complex (RAM) E31 DIGILENTARTIX7ARTY	Simple multicore demo script for SiFive HiFive Unleashed		ned 🔒
	Simple demo script for RISC-V on SiFive E31 Core Complex (RAM)		
Shipte delito script for kisc-v on Strive Est core complex (kiny Est DistillentakitX/Akti	SIMPLE demo script for KISC-V on SIFIVE ESI Core Complex (RAM)	E51 DIGILENTARTIX7	
×	4		

You can also manually navigate in the ~~/demo/riscv/ subfolder of the system directory of TRACE32.

CSR	Control and Status Register
DM	Debug Module, as defined by the RISC-V debug specification
DTM	Debug Transport Module, as defined by the RISC-V debug specification
HART Hardware thread	Single RISC-V core contains one or multiple hardware threads
XLEN	Current width of a RISC-V general purpose register in bits

WARNING:	To prevent debugger and target from damage it is recommended to connect or disconnect the Debug Cable only while the target power is OFF.		
	Recomr	nendation for the software start:	
	1.	1. Disconnect the Debug Cable from the target while the target power is off.	
	2.	Connect the host system, the TRACE32 hardware and the Debug Cable.	
	3.	Power ON the TRACE32 hardware.	
	4.	Start the TRACE32 software to load the debugger firmware.	
	5.	Connect the Debug Cable to the target.	
	6.	Switch the target power ON.	
	7.	Configure your debugger e.g. via a start-up script.	
	Power of	lown:	
	1.	Switch off the target power.	
	2.	Disconnect the Debug Cable from the target.	
	3.	Close the TRACE32 software.	
	4.	Power OFF the TRACE32 hardware.	

Starting up the debugger is done as follows:

1. Reset all debugger settings.

RESet

The **RESet** command ensures that no debugger settings persist from a previous debug session; all settings are restored to their default values. Using RESet is unnecessary if you begin the debug session immediately after launching TRACE32 PowerView. Note that RESet does not reset the target.

2. Select the chip or core you intend to debug.

SYStem.CPU <cpu_type>

Select a core only if you are debugging a confidential chip or a chip not yet supported by TRACE32. For chips already supported by TRACE32, the debugger automatically configures the **SYStem.CONFIG** and **SYStem.Option** commands for optimal compatibility, often requiring no additional setup. However, please note that the default configuration may not always be ideal for your specific target hardware.

3. Configure the JTAG interface.

The default clock frequency is 10 MHz. You can manually set the JTAG clock frequency used by the debugger to communicate with the target hardware by using the **SYStem.JtagClock** command. The maximum clock frequency may vary depending on your FPGA design configuration

In case of a JTAG daisy chain use command **SYStem.DETECT SHOWChain** to scan the chain. The result is shown in a window. Double-click on the desired core to tell the debugger which core you'd like to debug.

3.A) Systems with RISC-V JTAG-DTM

If the RISC-V Debug Module (DM) is accessible via a RISC-V JTAG-DTM, and the JTAG TAP of that JTAG-DTM is daisy-chained with other TAPs, then you can manually configure the JTAG daisy chain in one of two ways:

- For simple systems use implicit JTAG-DTM configuration via SYStem.CONFIG.IRPOST, SYStem.CONFIG.IRPRE, SYStem.CONFIG.DRPOST and SYStem.CONFIG.DRPRE.
- For more complex systems use explicit JTAG-DTM configuration via SYStem.CONFIG.RVDMIAP

3.B) Systems with Arm CoreSight DAP

If the target system has an Arm CoreSight Debug Access Port (Arm DAP), and the JTAG TAP of the DAP is daisy-chained with other TAPs, then you can manually configure the JTAG daisy chain with SYStem.CONFIG.DAPIRPOST, SYStem.CONFIG.DAPIRPRE, SYStem.CONFIG.DAPDRPOST and SYStem.CONFIG.DAPDRPRE.

4. Configure memory access ports (if available).

4.1) Systems with RISC-V JTAG-DTM (DMI Access Port)

If the target system does have one or more RISC-V JTAG-DTMs, and if the Debug Module Interface (DMI) debug bus behind these JTAG-DTMs needs to be accessible to the user via the 'DMI' access

class, then DMI access ports need to be configured. See explicit JTAG-DTM configuration via **SYStem.CONFIG.RVDMIAP** for details.

4.2) Systems with Arm CoreSight memory access ports

If the target SoC has an Arm CoreSight debug infrastructure, then the memory access ports need to be configured in order to make their buses accessible via the respective access classes. For Arm SoC-400, see SYStem.CONFIG.APBAP.Port, SYStem.CONFIG.AHBAP.Port and SYStem.CONFIG.AXIAP.Port for details.

For Arm SoC-600, see **SYStem.CONFIG.APBAP.Base**, **SYStem.CONFIG.AHBAP.Base** and **SYStem.CONFIG.AXIAP.Base** for details.

5. Tell the debugger how to access the RISC-V Debug Module.

See chapter "Quick Start for Debug Module Configuration" (debugger_riscv.pdf) for details.

6. Select the reset method.

SYStem.Option.ResetMode <method>

If the debugger is supposed to perform a system reset or core reset while connecting to the target, then the reset method that is most suitable for the target needs to be configured with **SYStem.Option.ResetMode**.

7. Connect to target.

SYStem.Up

This command establishes the JTAG communication to the target. It resets the processor and enters debug mode (halts the processor; ideally at the reset vector). After this command is executed, it is possible to access memory and registers.

Some devices can not communicate via JTAG while in reset or you might want to connect to a running program without causing a target reset. In this case use

SYStem.Mode Attach

instead. A Break.direct will halt the processor.

8. Load the program you want to debug.

Data.LOAD <file>

This loads the executable to the target and the debug/symbol information to the debugger's host. If the program is already on the target and you just need the debug/symbol information then load with **/NoCODE** option.

A detailed description of the **Data.LOAD** command and all available options is given in the "General Commands Reference".

LAUTERBACH recommends to prepare a PRACTICE script (*.cmm, ASCII file format) to be able to do all the necessary actions with only one command, such as the command **DO** *<file>*.

The following example shows a system configuration for a **RISC-V system with JTAG-DTM**:

RESet	; Reset the debugger configuration
SYStem.CPU FU540-C000	; Select the SoC/CPU/core
SYStem.JtagClock 5.MHz	; Set JTAG clock frequency
SYStem.CONFIGIRPRE4.SYStem.CONFIGIRPOST0.SYStem.CONFIGDRPRE1.SYStem.CONFIGDRPOST0.	; Configure JTAG daisy chain
SYStem.Option.ResetMode NDMRST	; Select the reset method

A typical example for a start sequence (in addition to the above configuration) might look like the following:

SYStem.Up	; Reset the target, stop the core at ; the reset vector, enter debug mode
Data.LOAD.Elf riscv_le.elf	; Load the application
Register.Set PC main	; Set the PC to function main
Register.Set X2 0x63FFFFFC	; Set the stack pointer to ; address 0x63FFFFFC
Break.Set P:0x1000 /Program	; Set breakpoint to address P:0x1000
List.Mix	; Open source code window
Register.view /SpotLight	; Open register window
Frame.view /Locals /Caller	; Open the stack frame with ; local variables
Var.Watch %SpotLight var1 var2	; Open watch window for variables
PER.view	; Open window for tree view of ; system peripherals

For more details about the configuration of a RISC-V system with **JTAG-DTM**, please see chapter **Debug Module access via JTAG-DTM**.

LAUTERBACH recommends to prepare a PRACTICE script (*.cmm, ASCII file format) to be able to do all the necessary actions with only one command, such as the command **DO** *<file>*.

The following example shows a configuration for a **RISC-V core in an Arm CoreSight SoC-400 system**:

RESet	; Reset debugger configuration
SYStem.CPU RV32	; Select the SoC/CPU/core
SYStem.JtagClock 5.MHz	; Set JTAG clock frequency
SYStem.CONFIG.DAPIRPRE4.SYStem.CONFIG.DAPIRPOST0.SYStem.CONFIG.DAPDRPRE1.SYStem.CONFIG.DAPDRPOST0.	; Configure JTAG daisy chain
SYStem.Option.ResetMode NDMRST	; Select the reset method
SYStem.CONFIG.APBAP1.Port 4. SYStem.CONFIG.AXIAP1.Port 5.	; Configure DAP memory ; access ports (SoC-400)
SYStem.CONFIG.COREDEBUG.Base APB:0x2000	; Configure APB base address ; of RISC-V debug module
SYStem.Up	; Reset the target, stop the ; core at the reset vector and ; enter debug mode

For additional configuration examples of a RISC-V system integrated into an Arm **CoreSight SoC-400** system, please see chapter "Debug Module Access via Debug Bus", **subchapter for SoC-400**.

LAUTERBACH recommends to prepare a PRACTICE script (*.cmm, ASCII file format) to be able to do all the necessary actions with only one command, such as the command **DO** *<file>*.

The following example shows a configuration for a **RISC-V core in an Arm CoreSight SoC-600 system**:

RESet	; Reset debugger configuration
SYStem.CPU RV32	; Select the SoC/CPU/core
SYStem.JtagClock 5.MHz	; Set JTAG clock frequency
SYStem.CONFIG.DAPIRPRE4.SYStem.CONFIG.DAPIRPOST0.SYStem.CONFIG.DAPDRPRE1.SYStem.CONFIG.DAPDRPOST0.	; Configure JTAG daisy chain
SYStem.Option.ResetMode NDMRST	; Select the reset method
SYStem.CONFIG.APBAP1.Base DP:0x30000 SYStem.CONFIG.AXIAP1.Base DP:0x70000	; Configure memory access port ; base addresses (SoC-600)
SYStem.CONFIG.COREDEBUG.Base APB:0x2000	; Configure APB base address ; of RISC-V debug module
SYStem.Up	; Reset the target, stop the ; core at the reset vector and ; enter debug mode

For additional configuration examples of a RISC-V system integrated into an Arm **CoreSight SoC-600** system, please see chapter "Debug Module Access via Debug Bus", **subchapter for SoC-600**.

The *RISC-V Debug Module (DM)* is the central IP block that contains the debug registers, which give the debugger access to most RISC-V debug functionalities. Usually all RISC-V hardware threads (harts) in a system are connected to the same DM.

A DM can be integrated into a system in various ways. Any abstract IP block which provides access to the debug registers of the DM is called *Debug Transport Module (DTM*):



The RISC-V debug specification does *not* specify which interface and implementation the DTM needs to have. In theory, the implementation of the DTM can be completely chip-specific. The RISC-V debug specification does however define one standardized DTM, the so-called **RISC-V JTAG-DTM**.

The debugger needs to know how the DM's debug registers can be accessed. That is why this chapter provides a quick start for DM configuration. The following examples cover the most common use cases for DM integration into a system:

- Example A: Debug Module Access via JTAG-DTM
 - Example A.1: Implicit JTAG-DTM + DM Configuration
 - Example A.2: Explicit JTAG-DTM + DM Configuration via RVDMIAP + COREDEBUG
- Example B: Debug Module Access via Arm CoreSight Debug Bus

The simplest way to access a RISC-V Debug Module (DM) from an external JTAG interface is via a *JTAG Debug Transport Module* (JTAG-DTM). The JTAG-DTM is specified and standardized by the RISC-V debug specification. A simple example setup could look as follows:



JTAG-DTM with JTAG port

If the JTAG-DTM does have a normal JTAG port (IEEE 1149.1), then **SYStem.CONFIG.DEBUGPORTTYPE** needs to be set to "JTAG" (default setting).

JTAG-DTM with cJTAG port

However, the RISC-V debugger does also support JTAG-DTMs with a *cJTAG* port (IEEE 1149.7). In this case, **SYStem.CONFIG.DEBUGPORTTYPE** needs to be set to "cJTAG".

The RISC-V debugger considers a JTAG-DTM the *default* way to access the RISC-V Debug Module (DM). This means if no user configuration defines any other way to access the DM, then the RISC-V debugger automatically **implies** (without any user configuration):

- the existence of a single RISC-V JTAG-DTM that is connected to the external debug port
- the existence of a single RISC-V DM that is directly connected to that JTAG-DTM at base address DMI:0x0.

This implied setup is depicted in the above chapter **Debug Module Access via JTAG-DTM**. The implicit JTAG-DTM configuration does not allow access to the "DMI" access class.

If the JTAG TAP of the JTAG-DTM is daisy-chained with other TAPs, then you can manually configure the JTAG daisy chain with **SYStem.CONFIG.IRPOST**, **SYStem.CONFIG.IRPRE**, **SYStem.CONFIG.DRPOST** and **SYStem.CONFIG.DRPRE**. These commands only apply to the implicit JTAG-DTM configuration.

For more complicated hardware setups, please refer to the **Explicit JTAG-DTM Configuration** instead.

NOTE: The implicit configuration mode and the explicit configuration mode of the RVDMIAP and the RISC-V DM can not be mixed. This means if at least one RVDMIAP was explicitly configured, then the RISC-V DM needs to be explicitly configured via SYStem.CONFIG.COREDEBUG.Base as well.

The RISC-V debug specification defines the **RISC-V JTAG Debug Transport Module (JTAG-DTM)**, which is a standardized RISC-V IP block that can access the debug registers of the **RISC-V Debug Module (DM)**. The debug bus that connects the JTAG-DTM to the DM is called the **Debug Module Interface (DMI)**.

As the RISC-V JTAG-DTM provides access to the DMI bus, it can be considered a **RISC-V DMI Access Port (RVDMIAP)**. See the **chapter about the RVDMIAP** for details.

The explicit configuration of the RVDMIAP and DM allows to represent more complex hardware setups, and to get access to the "DMI:" access class. The following examples show common RVDMIAP and DM configuration scenarios.

NOTE: The implicit configuration mode and the explicit configuration mode of the RVDMIAP and the RISC-V DM can not be mixed. This means if at least one RVDMIAP was explicitly configured, then the RISC-V DM needs to be explicitly configured via SYStem.CONFIG.COREDEBUG.Base as well.

Example #1: one JTAG TAP, one DM



Debugger configuration example (for SMP debugging):

```
SYStem.CPU <cpu>
SYStem.CONFIG CORE 1. 1.
SYStem.CONFIG CoreNumber 2.
SYStem.CONFIG HART.INDEX 0. 1.
CORE.ASSIGN 1. 2.
SYStem.CONFIG RVDMIAP1.DebugSource DebugPort
                                                  ; External debug port
SYStem.CONFIG RVDMIAP1.IRWIDTH 5.
                                                  ; Standard JTAG-DTM IR
SYStem.CONFIG RVDMIAP1.IRPRE 0.
                                                  : No other JTAG TAPs
SYStem.CONFIG RVDMIAP1.IRPOST 0.
SYStem.CONFIG RVDMIAP1.DRPRE 0.
SYStem.CONFIG RVDMIAP1.DRPOST 0.
SYStem.CONFIG COREDEBUG.Base DMI:0x0 DMI:0x0
                                                  ; RISC-V DM
```



Debugger configuration example (for SMP debugging):

```
SYStem.CPU <cpu>
SYStem.CONFIG CORE 1. 1.
SYStem.CONFIG CoreNumber 4.
SYStem.CONFIG HART.INDEX 0. 1. 0. 1.
CORE.ASSIGN 1. 2. 3. 4.
SYStem.CONFIG RVDMIAP1.DebugSource DebugPort
                                                 ; External debug port
SYStem.CONFIG RVDMIAP1.IRWIDTH 5.
                                                 ; Standard JTAG-DTM IR
SYStem.CONFIG RVDMIAP1.IRPRE 0.
SYStem.CONFIG RVDMIAP1.IRPOST 7.
                                                 ; other JTAG TAP
SYStem.CONFIG RVDMIAP1.DRPRE 0.
SYStem.CONFIG RVDMIAP1.DRPOST 1.
                                                 ; other JTAG TAP
                                                 ; RISC-V DM byte offsets
SYStem.CONFIG COREDEBUG.Base
         DMI:0x0 DMI:0x0 DMI:0x800 DMI:0x800
```

An alternative way to make the RISC-V Debug Module (DM) accessible to a debugger is to map the debug registers of the DM on an existing debug bus.

If the DM debug registers are bus-mapped then the bus type (i.e. the access class) and the base address of the DM must be configured with the command **SYStem.CONFIG COREDEBUG.Base**.

Example: Arm CoreSight SoC-400

The following example shows a DM that is mapped on a debug bus of an Arm CoreSight SoC-400 system:



TRACE32 configuration: SYStem.CONFIG AHBAP1.Port 0. SYStem.CONFIG APBAP1.Port 1. SYStem.CONFIG COREDEBUG.Base APB:0x2000

The type of the debug port (JTAG, cJTAG or SWD) can be configured via **SYStem.CONFIG.DEBUGPORTTYPE.**



The following example shows a DM that is mapped on a debug bus of an Arm CoreSight SoC-600 system:

TRACE32 configuration:

SYStem.CONFIG AXIAP1.Base DP:0x1000 SYStem.CONFIG APBAP1.Base DP:0x3000 SYStem.CONFIG APBAP2.Base APB1:0xA000 SYStem.CONFIG COREDEBUG.Base APB2:0x8000

The type of the debug port (JTAG, cJTAG or SWD) can be configured via **SYStem.CONFIG.DEBUGPORTTYPE.**

This chapter provides a quick start for multicore processing. The following example scenarios cover the most common use cases for **s**ymmetric **m**ulti**p**rocessing (SMP) and **a**symmetric **m**ulti**p**rocessing (AMP):

- Example A: SMP Debugging
- Example B: SMP Debugging Selective
- Example C: SMP Debugging Multiple Debug Modules
- Example D: Homogeneous SMP/AMP Debugging
- Example E: Heterogeneous SMP/AMP Debugging

SMP Debugging

This scenario for homogeneous symmetric multiprocessing (SMP) covers the following setup:

4 hardware threads (harts) of the same type are connected to the same RISC-V Debug Module of the same chip, with the hart indexes of the RISC-V Debug Module ranging from 0 to 3. All 4 harts will be debugged simultaneously via SMP.



Example A:

SYStem.CPU <type_a_cpu>
SYStem.CONFIG CORE 1. 1.
SYStem.CONFIG CoreNumber 4.
SYStem.CONFIG HART.INDEX 0. 1. 2. 3.
CORE.ASSIGN 1. 2. 3. 4.

- ; Core group 1 for chip 1
- ; 4 harts of type A in total
- ; Assign all 4 harts to the
- ; SMP session

This scenario for homogeneous symmetric multiprocessing (SMP) covers the following setup:

4 hardware threads (harts) of the same type are connected to the same RISC-V Debug Module of the same chip, with the hart indexes of the RISC-V Debug Module ranging from 0 to 3. The harts with hart indexes 1 and 3 will be debugged simultaneously via SMP.



Example B:

SYStem.CPU <type_a_cpu>
SYStem.CONFIG CORE 1. 1.
SYStem.CONFIG CoreNumber 4.
SYStem.CONFIG HART.INDEX 0. 1. 2. 3.
CORE.ASSIGN 2. 4.

- ; Core group 1 for chip 1
- ; 4 harts of type A in total
- ; Assign harts with the
- ; logical indexes 2 and 4

This scenario for homogeneous symmetric multiprocessing (SMP) covers the following setup:

4 hardware threads (harts) of the same type are connected to two RISC-V Debug Modules (DM) of the same chip. Each RISC-V DM is connected to two harts. The hart indexes of each RISC-V DM start at 0, so each DM has the hart indexes 0 and 1. All 4 harts will be debugged simultaneously via SMP.



Example C:

SYStem.CPU <type_a_cpu> SYStem.CONFIG CORE 1. 1. SYStem.CONFIG CoreNumber 4. SYStem.CONFIG HART.INDEX 0. 1. 0. 1. CORE.ASSIGN 1. 2. 3. 4.

- ; Core group 1 for chip 1
- ; 4 harts of type A in total
- ; DM hart index starts at 0
- ; Assign all 4 harts to the
- ; SMP session

This scenario covers both homogeneous symmetric multiprocessing (SMP) and asymmetric multiprocessing (AMP).

6 hardware threads (harts) of the same type are connected to the same RISC-V Debug Module of the same chip, with the hart indexes of RISC-V Debug Module ranging from 0 to 5. The first 4 harts will be debugged in an SMP session, and the remaining 2 harts in another SMP session.



Example D:

```
; ---- TRACE32 PowerView GUI #1 ------
SYStem.CPU <type_a_cpu>
SYStem.CONFIG CORE 1. 1. ; Core group 1 for chip 1
SYStem.CONFIG CoreNumber 6. ; 6 harts of type A in total
SYStem.CONFIG HART.INDEX 0. 1. 2. 3. 4. 5.
CORE.ASSIGN 1. 2. 3. 4. ; Assign the first 4 harts
; ---- TRACE32 PowerView GUI #2 ------
SYStem.CPU <type_a_cpu>
SYStem.CPU <type_a_cpu>
SYStem.CONFIG CORE 2. 1. ; Core group 2 for chip 1
SYStem.CONFIG CORE 2. 1. ; 6 harts of type A in total
```

SYStem.CONFIG HART.INDEX 0. 1. 2. 3. 4. 5.

CORE.ASSIGN 5. 6.

; Assign the last 2 harts

This scenario covers both heterogeneous symmetric multiprocessing (SMP) and asymmetric multiprocessing (AMP).

6 hardware threads (harts) are connected to the same RISC-V Debug Module of the same chip, with the hart indexes of the RISC-V Debug Module ranging from 0 to 5. The first 4 harts are of type A and will be debugged in an SMP session, and the remaining 2 harts are of type B and will be debugged in another SMP session.



Example E:

; TRACE32 PowerView GUI #1	
SYStem.CPU <type_a_cpu> SYStem.CONFIG CORE 1. 1. SYStem.CONFIG CoreNumber 4. SYStem.CONFIG HART.INDEX 0. 1. 2. 3. CORE.ASSIGN 1. 2. 3. 4.</type_a_cpu>	; Core group 1 for chip 1 ; 4 harts of type A in total ; Hart indexes of type A ; Assign all 4 harts of type A
; TRACE32 PowerView GUI #2	
SYStem.CPU <type_b_cpu> SYStem.CONFIG CORE 2. 1. SYStem.CONFIG CoreNumber 2. SYStem.CONFIG HART.INDEX 4. 5. CORE.ASSIGN 1. 2.</type_b_cpu>	; Core group 2 for chip 1 ; 2 harts of type B in total ; Hart indexes of type B ; Assign all 2 harts of type B

Communication Between Debugger and Processor Cannot Be Established

Typically **SYStem.Mode Up** or **SYStem.Mode Attach** is the first command of a debug session for which communication with the target board is required. That is why it is the most common command to fail in case that there is any issue with the user configuration, debug connection or target.

NOTE: In case of any error during the debug session, we highly recommend to open the **AREA.view** window. This window usually contains a list of all recent warnings and error messages, which can be very helpful for error diagnosis.

The error messages in the **AREA.view** window (which can be identified by their red color) usually try to give the user a short error description and a reason for the error. However in some scenarios it can be difficult to deduce the error cause from an error message, because the error message is either too generic or the error message is only the follow-up error of another issue that has nothing to do with the actual error message. In order to still be able to resolve the error in such scenarios, the following lists the most common error causes:

- The target has no power or the debug cable is not connected to the target. This results in the error message "target power fail".
- You did not select the correct core type via SYStem.CPU <type>.
- There is an issue with the JTAG interface. See www.lauterbach.com/adriscv.html and the manuals or schematic of your target to check the physical and electrical interface. Maybe there is the need to set jumpers on the target to connect the correct signals of the JTAG connector.
- Your RISC-V Debug Module (DM) is mapped on a debug bus, but the base address of the DM is either not configured or incorrect. Check the settings of **SYStem.CONFIG.COREDEBUG.Base**.
- You might have several TAP controllers in your JTAG-chain. Example: The TAP of the JTAG-DTM could be in a chain with other TAPs from other CPUs. In this case you have to check your preand post-bit configuration. See for example SYStem.CONFIG.IRPRE or SYStem.CONFIG.DAPIRPRE.
- The default frequency of the JTAG/SWD/cJTAG debug port is too high, especially if you emulate your core or if you use an FPGA-based target. In this case try **SYStem.JtagClock 50kHz** and optimize the speed when you got it working.
- The target cannot communicate with the debugger while in reset. Try SYStem.Mode Attach followed by Break.direct instead of SYStem.Mode Up.
- The target does not support the configured reset method. Select a different reset method via SYStem.Option.ResetMode.
- The target needs a certain setup time during the reset assertion or after the reset release. Try to
 adapt the reset timing via SYStem.Option.WaitReset and/or SYStem.Option.HoldReset.
- There is a watchdog which needs to be deactivated.
- There is the need to enable (jumper) the debug features on the target. It will e.g. not work if nTRST signal is directly connected to ground on target side.

- The target is in an unrecoverable state. Re-power your target and try again.
- The core has no power or is kept in reset.
- The core has no clock.

Debug Specification for External Debug Support

The Lauterbach debug driver for RISC-V is developed according to the official RISC-V debug specification for external debug support. The latest official version can be found at https://riscv.org/technical/specifications/.

Disassembler Configuration

The **SETUP.DIS** command enables you to format the disassembler display in TRACE32 windows, such as **List.auto**. The following *<constants>* command parameters are specific to RISC-V:

- AbiNames, which activates the ABI (Application Binary Interface) naming convention for generalpurpose registers.
- **RegNames** (default naming scheme), which employs the register number format (x0, x1, ..., x31) for these registers.

Example:

SETUP.DIS AbiNames

This SETUP command displays the general-purpose registers in the **Register.view** window according to the specified naming scheme. It also ensures that the general-purpose registers are displayed using the chosen naming scheme in all TRACE32 windows that show disassembled code, such as **List.Auto**.

	B::Register.view			Α			- • •	В	Register.view			В			- • 💌
X0 X1 X2 X3	0	X8	9999999A	X16	0050059B	X24	0	ZERO		50	9999999A	A6	0050059B	58	0
X1	80002C3A	X9	800057D0	X17	1	X25	0	RA	80002C3A	S1	800057D0	A7	1	59	0
X2	800072F0	X10	68170EAA	X18	47AE147C	X26	0	SP	800072F0	AO	68170EAA	S2	47AE147C	S10	0
X3	80005ED0	X11	80000000	X19	3F847AE1	X27	3FB99999	GP	80005ED0	A1	80000000	53	3F847AE1	S11	3FB99999
X4	0	X12	4	X20	D2F1A9FD	X28	00029956	TP	0	A2	4	S4	D2F1A9FD	T3	00029956
X5	002C614F	X13	800FFFFF	X21	3F50624D	X29	69	то	002C614F	A3	800FFFFF	S5	3F50624D	T4	69
X6	00500D00	X14	BF2A00B3	X22	0	X30	000ADD11	T1	00500D00	A4	BF2A00B3	56	0	T5	000ADD11
X4 X5 X6 X7	D70A	X15	3F2A00B3	X23	0	X31	D5299563	T2	D70A	A5	3F2A00B3	S7	0	Т6	D5299563
							•								
•							►	•			111				►
1														-	

A Register number naming scheme.

B ABI naming scheme.

B::List.Asm							κ.
🕨 Step 📑 Over	🛃 Diverge	🖌 Return	Ċ Up	► Go II	Break 🕅 Mode 🕯	🤕 🛍 🤼 🤁 Find:	
addr/line	code	label m	nemonic	-	comment		
UP:00000000	00208033	a	udd	x0,x1,x2			~
	01230293	a	uddi 🔥	x5,x6,0x12	; x5,x6,18		
UP:0000008	0083AC23	S		x8,0x18(x7)	; x8,24(x7)		
UP:000000C	00010067	j	r	x2			v
	<					>	

B::List.Asm							x
🕨 Step 🔹 Over		🖌 Return	Ċ Up	► Go II	Break Mode	🐼 🛍 🤍 Find:	
addr/line	code	label n	nemonic		comment		
UP:00000000		ä	add	zero,ra,sp			
UP:0000004	01230293	a	addi D	t0,t1,0x12	; t0,t1,18		
UP:0000008		5	sw D	s0,0x18(t2)	; s0,24(t2)		
UP:000000C	00010067	1	jr	sp			~
	<					>)

It is advisable to include the disassembler setup in the startup script.

In TRACE32, addresses always consist of two parts:

- An access class which defines:
 What *kind* of memory (or register) to access
 How to perform the access
- A number that determines the address of the access

Each access class consists of one or more letters/numbers followed by a colon (:).

Examples:

```
Data.dump D:0x100
Data.dump AXI:0x80000000--0x80000FFF
PRINT Data.Long(CSR:0x300)
```

It is possible to combine individual access classes.

For more background information, see the chapter about access classes in the TRACE32 Concepts.

In this section:

- Description of the Individual Access Classes
- Combination of Several Access Classes
- How to Create Valid Access Class Combinations

Description of the Individual Access Classes

	Description
Ρ	Program memory access. See SYStem.MemAccessStop and SYStem.MemAccess for the used access method.
D	Data memory access. See SYStem.MemAccessStop and SYStem.MemAccess for the used access method.
М	Machine privilege level
S	Supervisor privilege level. For debugger memory accesses with this access class, machine privilege level is used.

	Description
U	User privilege level. For debugger memory accesses with this access class, machine privilege level is used.
А	Absolute addressing (physical address) on SoCs with Memory Management Unit (MMU).
С	"Current". Do not use this access class. It might be shown by the debugger if it is unknown what access class shall be used. The actual used access class is derived from the current processor mode.
CSR	Control and Status Register (CSR) access. The CSR address of this access class does always address data of maximum CSR register width <i>XLEN</i> . If a CSR register is smaller than the maximum size, the unused segment gets filled up with zero.
E	Allow memory access while the CPU is running. See SYStem.MemAccess , SYStem.CpuBreak and SYStem.CpuSpot . Any memory access class can be prefixed with E , if the memory supports access while the CPU is running.
VM	Virtual Memory (memory on the debug system).
SB	System bus access. The memory accesses with this access class are performed via the "System Bus Access block" of the RISC-V Debug Module.
DMI	Debug Module Interface (DMI) bus access. The DMI bus is defined in the RISC-V debug specification. The address of this access class is a <i>byte address</i> . See SYStem.CONFIG RVDMIAP and the chapter about the DMI address definition for details.
APB	APB bus access. If the APB bus is accessible via an Arm CoreSight DAP (SoC-400), see SYStem.CONFIG APBAP.Port for details. If the APB bus is accessible via an Arm CoreSight DAP (SoC-600), see SYStem.CONFIG APBAP.Base for details.
AHB NAHB, ZAHB	AHB bus access. If the AHB bus is accessible via an Arm CoreSight DAP (SoC-400), see SYStem.CONFIG AHBAP.Port for details. If the AHB bus is accessible via an Arm CoreSight DAP (SoC-600), see SYStem.CONFIG AHBAP.Base for details.
AXI NAXI, ZAXI	AXI bus access. If the AXI bus is accessible via an Arm CoreSight DAP (SoC-400), see SYStem.CONFIG AXIAP.Port for details. If the AXI bus is accessible via an Arm CoreSight DAP (SoC-600), see SYStem.CONFIG AXIAP.Base for details.

It is possible to combine certain individual access classes for an access. An access class combination can consist of up to five access class specifiers. But any of the five specifiers can also be omitted.

The following **examples** will demonstrate combinations of three access classes:

- E: Allow memory access while the CPU is running
- **A:** Physical access, i.e. the MMU is bypassed.
- D: Data memory access

Combination of three access class specifiers:

In this example, let's assume ...

- You want to view the data memory from the perspective of the CPU: Use "D" access class specifier.
- You want to be able to access the data memory independent of whether the CPU is running or halted: Use "E" access class specifier.
- You want to make a physical access without any MMU address translation: Use "A" access class specifier.

When you put all three access class specifiers together, you will obtain the access class combination "EAD":

Data.dump EAD:0x80000000 // Physical data memory access during run-time

Combination of two access class specifiers:

In this example, let's assume...

- You want to view the data memory from the perspective of the CPU: Use "D" access class specifier.
- You want to be able to access the data memory independent of whether the CPU is running or halted: Use "E" access class specifier.
- You want to make a virtual access including MMU address translation: Do *not* use "A" access class specifier.

When you put the two access class specifiers together, you will obtain the access class combination "ED":

Data.dump ED:0x80000000 // Virtual data memory access during run-time

One access class specifier:

In this example, let's assume...

- You want to view the data memory from the perspective of the CPU: Use "D" access class specifier.
- You do *not* want to be able to access the data memory while the CPU is running: Do *not* use "E" access class specifier.
- You want to make a virtual access including MMU address translation: Do *not* use "A" access class specifier.

This means in this case we wo not have a combination of access classes, but instead we simply have the access class "D":

```
Data.dump D:0x80000000 // Virtual data memory access (only when stopped)
```

No access class specifier:

In this example, we will see what happens when you do *not* specify *any* access class at all. In this case the memory access by the debugger will be a virtual access using the *current CPU context*, i.e. the debugger has the same view on memory as the CPU:

Data.dump 0x80000000 // Virtual memory access (only when stopped)

There are certain rules on if and how individual access classes can be combined. Only certain access classes can be combined with each other, and they need to be combined in a certain order.

The illustrations below will show you how to combine access class specifiers for frequently-used access class combinations.

Rules to create a valid access class combination:

- From each column of an illustration block, select only one access class specifier.
- You may skip any column but only if the column in question contains an empty square.
- Do not change the original column order. Recommendation: Put together a valid combination by starting with the left-most column, proceeding to the right.

Memory Access Through CPU (CPU View)

The debugger uses the CPU to access memory, so the CPU carries out the accesses requested by the debugger. This can be either virtual or physical accesses. The accesses can either only happen when the CPU is stopped, or also while the CPU is running.



Example combinations:

ED	Data memory access at run-time
MD	Data memory access with machine privilege level
EMD	Data memory access with machine privilege level at run-time
AP	Physical program memory access
This is used to access the CSRs of a core.



Example combinations:

ECSR

CSR access at run-time

System Bus Access

These accesses grant direct access to system buses, bypassing the CPU.





Example combinations:

EZAXI	Access secure memory location via AXI at run-time
ESB	System bus access of RISC-V debug module at run-time

DMI Access Class: Byte Address vs Register Index

The debug bus behind a RISC-V JTAG-DTM is called "Debug Module Interface" (DMI), and is associated with the "DMI:" access class.

In the Lauterbach RISC-V debugger user interface, the "DMI:" access class uses a byte address. In the example below, the base address of the RISC-V Debug Module has the byte address "DMI:0x800". So you would need to configure " SYStem.CONFIG.COREDEBUG.Base DMI:0x800".

However, the **RISC-V Debug Specification** defines the "**DMI address**" as a 32bit **register index**. In the example below, the equivalent DMI register index would be 0x200 (register index = byte address / 4).



NOTE:If you configure your RISC-V debugger for a system with RISC-V JTAG-DTM
and corresponding DMI access class, take into account that the RISC-V
debugger user interface considers DMI addresses as byte addresses.On the other hand, some RISC-V specifications (such as the RISC-V Debug
Specification) use register indexes. Furthermore, take into account that the
memory maps of SoC reference manuals can either use byte addresses or
register indexes (this depends on the respective manual).

For general information about setting breakpoints, refer to the Break.Set command.

Software Breakpoints

If a software breakpoint is used, the original instruction at the breakpoint location is temporarily patched by a breakpoint instruction (RISC-V *EBREAK* instruction). There is no restriction in the number of software breakpoints used in a debug session. However, using a software breakpoint requires both read and write access to the respective memory location.

On-chip Breakpoint Resources

If on-chip breakpoints are used, the resources to set the breakpoints are provided by the hardware of the core itself.

For this purpose, a RISC-V core can have generic on-chip triggers that can either be used for on-chip instruction breakpoints or on-chip data breakpoints. These generic triggers are called "address/data match triggers". The availability of such triggers is optional, and the number of triggers that are available depends on the respective hardware of the core.

This means that on-chip instruction and on-chip data breakpoints share the number of available trigger resources among each other.

One breakpoint can require one or multiple hardware resources, depending on the complexity of the breakpoint.

Example: We have a core with five address/data match trigger resources, and each breakpoint requires exactly one hardware resource. We can either set five on-chip instruction breakpoints, or we could set three instruction breakpoints and two data breakpoints.

On-chip Breakpoints for Instruction Address

On-chip breakpoints for instruction addresses are used to stop the core when an instruction at a certain address is executed.

The resources to set instruction breakpoints are provided by the hardware of the core. For details about the implementation and number of these breakpoints, see chapter **On-chip Breakpoint Resources**.

On-chip instruction breakpoints are particularly useful in scenarios where the program code lies in read-only memory regions such as ROM or flash, as software breakpoints cannot be used in such scenarios. Furthermore breakpoints for instruction address ranges can only be realized with on-chip breakpoints.

On-chip Breakpoints for Data Address

On-chip breakpoints for data addresses are used to stop the core after a read or write access to a memory address.

The resources to set data address breakpoints are provided by the core. For details about the implementation and number of these breakpoints, see chapter **On-chip Breakpoint Resources**.

On-chip data address breakpoints with address range

Some RISC-V on-chip data address breakpoint triggers allow to set triggers for address ranges. Address ranges for on-chip breakpoint of RISC-V can be implemented in two different ways:

Address range via address mask:

An address range can be expressed with an address mask, if the range matches the following criteria:

Let the address range be from address A to address B (B inside range), with A < B. Let X = A XOR B (infix operator XOR: "exclusive or"). Let Y = A AND X (infix operator AND: "logical and"). Then all bits in X that equal to one have to be in consecutive order, starting from the least significant bit. Then Y has to equal zero.

Address range via two addresses:

An address range can be expressed with a start address and an end address.

An address range via address mask requires less hardware resources than an address range via two addresses. If the criteria for the address mask are met then the debugger will always automatically choose the mask method, in order to save hardware resources.

Examples:

Break.Set 0x00000x0FFF /Read	; Address range suitable for ; address mask
Break.Set 0x01000x01FF /Read	; Address range suitable for ; address mask
Break.Set 0x30400x307F /Write	; Address range suitable for ; address mask
Break.Set 0xA0000xB0FF /Write	; Address range suitable for ; two addresses
Break.Set 0xA0000xA0FD /Write	; Address range suitable for ; two addresses

On-chip Data Value Breakpoints

The hardware resources of the core can be used to stop the core when a specific value is read or written:

- **Data Value Breakpoint (Read)**: Stop the core when a specific data value is read from a memory address.
- **Data Value Breakpoint (Write)**: Stop the core when a specific data value is written to a memory address.

For more information about data value breakpoints, see the **Break.Set** command.

Assume you have a target with

- FLASH from 0x0--0xffff
- RAM from 0x10000--0x3FFF

The command **MAP.BOnchip** can be used to inform the debugger for which memory regions breakpoints should only be implemented as on-chip breakpoints. That is why we mark the FLASH region as follows:

MAP.BOnchip 0x0--0xffff

The following shows examples for setting standard software breakpoints:

```
Break.Set P:0x20100 /Program ; Software breakpoint on
; instruction address
Break.Set main /Program ; Software breakpoint on symbol
```

The following shows examples for setting standard on-chip breakpoints:

Break.Set P:0x40 /Program	; On-chip breakpoint on ; instruction address. ; Use on-chip breakpoint because ; address inside MAP.BOnchip range.
Break.Set P:0x20200 /Program /Onchip	; On-chip breakpoint on ; instruction address. ; Use on-chip breakpoint because ; of explicit `/Onchip' option.
Break.Set P:0x400x48 /Program	; On-chip breakpoint on ; instruction address range
Break.Set D:0x1010 /Read	; On-chip read breakpoint on ; data address
Break.Set D:0x1020 /Write	; On-chip write breakpoint on ; data address
Break.Set D:0x1030 /ReadWrite	; On-chip read and write breakpoint ; on data address
Break.Set D:0x10100x101F /Read	; On-chip read breakpoint on ; data address range
Break.Set D:0x10 /Read /DATA.Long 0x123	; On-chip read breakpoint on ; data address, combined with ; condition for read data value

The TRACE debugger for RISC-V supports the floating-point extensions of the RISC-V ISA, including both the single-precision ("F" extension) and double-precision ("D" extension) floating-point extensions.

These extensions adhere to the IEEE 754-2008 arithmetic standard. Notably, any core that supports the double-precision extension inherently supports the single-precision extension. According to the RISC-V ISA specification, a 32-bit single-precision value is stored in a 64-bit double-precision floating-point register by filling the upper 32 bits with all 1s (a process known as NaN boxing, short for "Not a Number" boxing).

The floating-point features are managed through the **FPU** (Floating-Point Unit) command group. When modifying floating-point values using the **FPU.Set** command, users can specify the desired precision for writing values.

Examples:

FPU.Set	F4.auto	1.4	;	Write to register with
			;	automatic detection of precision
FPU.Set	F4.Single	2.7	;	Write to register with single-precision
FPU.Set	F4.Double	3.2	;	Write to register with double-precision
FPU.Set	F6.Single	0xABCD	;	Write to register with single-precision
			;	in hexadecimal notation
FPU.Set	F6.Double	12.	;	Write to register with double-precision
			;	in decimal notation

The FPU.view window automatically displays register values using the following conventions:

- Single-precision representation for values stored with NaN boxing.
- Double-precision representation for values stored without NaN boxing.

Example:

The following shows 64-bit floating-point registers displaying identical values in both single-precision and double-precision representations.



- A Single-precision representation
- B Double-precision representation

The RISC-V ISA defines a so-called "Hardware Performance Monitor", which consists of several hardware counters (mcycle, minstret, mhpmcounter, ...). The existence of such a monitor and its counters is optional, so it may not be available in all RISC-V devices.

The Lauterbach **BMC** (BenchMark Counter) command group does provide control and usage of these hardware performance counters, if available on the chip:

😗 B::BMC.state						×
Control RESet ⊗ Init □ A	utoInit	- runtir 0.0(me DOus			
counter name	event	mode	filter	size	value	
CYCLE INSTRET	ON ON			64BIT 64BIT	6536798871 1136365261	^
- HPMCOUNTER3	JAL_INSTR_RETIRED			64BIT	110475636	J
HPMCOUNTER4	OFF		1	64BIT		
< <					>	

For information about architecture-independent BMC commands, refer to "BMC" (general_ref_b.pdf).

The RISC-V Debug Module can flag a RISC-V hart as "unavailable", by setting the respective *allunavail/anyunavail* status bits of the *dmstatus* debug register.

The RISC-V debug specification says: "Harts may be unavailable for a variety of reasons including being reset, temporarily powered down, and not being plugged into the hardware platform."

If the debugger detects that a hart is currently flagged as unavailable, then it will display "unavailable" in the bottom-right corner of the TRACE32 state line :

			previou	s
running (unavailable)		MD	UP	

As long as the hart is in this state, it is not possible to manually halt the hart via the Break.direct command.

NOTE: In order to poll the state of a hart, the debugger needs to have full access to all debug registers of the RISC-V debug module. This means that even when a RISC-V hart is for example in reset or power-down, then the debug IP such as RISC-V Debug Module, Debug Module Interface (DMI), etc should still be active and available to the debugger. If however the debug IP, including the JTAG connector, gets powered down as well (which is **not recommended**), then please refer to SYStem.Mode.StandBy.

Semihosting is a technique for application programs running on a RISC-V processor to communicate with the host computer of the debugger. This way the application can use the I/O facilities of the host computer like keyboard input, screen output, and file I/O. This is especially useful if the target platform does not yet provide these I/O facilities or in order to output additional debug information in printf() style.

RISC-V semihosting is based on the "Semihosting for AArch32 and AArch64: Release 2.0" specification available here: https://github.com/ARM-software/abi-aa/blob/main/semihosting/semihosting.rst

A RISC-V semihosting call is invoked by the following semihosting trap instruction sequence:

```
      slli x0, x0, 0x1f
      # 0x01f01013
      Entry NOP

      ebreak
      # 0x00100073
      Break to debugger

      srai x0, x0, 7
      # 0x40705013
      NOP encoding the semihosting call #7
```

Semihosting register definitions:

- Operation number register: a0
- Parameter register: a1
- Return register: a0
- Data block field size: 32bits for RV32, 64bits for RV64

There is no need to set any additional breakpoints since the ebreak instruction itself will stop the core. The debugger will restart the core after the semihosting data is processed.

Semihosting for RISC-V is enabled by **TERM.METHOD RISCVSWI** and by opening a **TERM.GATE** window for the semihosting screen output. The handling of the semihosting requests is only active when the **TERM.GATE** window does exist.

The Lauterbach debugger for RISC-V provides support for the vector register extension ("V" extension) of the RISC-V ISA.

The vector features are provided by the **VPU** (Vector Processing Unit) command group. This command group is only unlocked if the RISC-V target does support the vector extension.

The **VPU.view** window does display the vector registers. The vector register width *VLEN* is automatically detected by the debugger, and the width of the vector registers in the **VPU.view** window is adjusted accordingly.

As RISC-V vector registers (v0 - v31) can be quite large, the debugger displays them in sub-elements (E0 - En), with a width of 32bits for each sub-element.

ПП в	::VPU.view													x
							10/01/ 0			1/6.6.0				
VSTA		000000000000			000000000000000000000000000000000000000			0000000000		VCSR	00000000	00000000		\sim
VL	000000	00000000000000	JU V	TYPE 8000	000000000000000000000000000000000000000	0000	VLENB 0	0000000000	000040					
	EO	E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	
VO	AABBCCDD	00000000	00000000	00000000	00000000	00000000	0000000	00000000	00000000	00000000	00000000	00000000	00000000	
V1	00000000	12345678	00000000	00000000	00000000	00000000	0000000	00000000	00000000	00000000	00000000	00000000	00000000	
V2	00000000	00000000	11223344	00000000	00000000	00000000	0000000	00000000	00000000	00000000	00000000	00000000	00000000	
V3								00000000						
V4	00000000	00000000	00000000	00000000	BADDF00D	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	
V5								DEADBEEF						
V6								00000000						
V7								00000000						
V8								00000000						
V9								00000000						
V10								00000000						
V11								00000000						
V12								00000000						
V13								00000000						
V14								00000000						
V15								00000000						
V16								00000000						
V17								00000000						
V18								00000000						
V19								00000000						
V20								00000000						
V21								00000000						
V22								00000000						
V23								00000000						
V24								00000000						
V25								00000000						
V26								00000000						
V27								00000000						
V28								00000000						
V29								00000000						
V30								00000000						
V31	00000000	00000000	00000000	00000000	00000000	00000000	0000000	00000000	00000000	00000000	00000000	00000000	00000000	
														\sim
<													>	

When modifying values with **VPU.Set**, the user can write to each sub-element (*E0 - En*) of a vector register individually.

Example:

```
VPU.Set V8_E2 0x12345678 ; Write to vector register v8, sub-element #2
```

RISC-V Trace Standards

RISC-V Trace Specifications

The Lauterbach RISC-V trace tools are mainly based on the official RISC-V trace standards. There are two RISC-V trace standards:

- RISC-V N-Trace (Nexus-based Trace) Standard
- RISC-V E-Trace (Efficient Trace) Standard

Each of these two overall trace standards are composed of several sub-specifications, and each subspecification is a separate document. Some of these sub-specifications are exclusive to either N-Trace or E-Trace, whereas some other sub-specifications are applicable to and shared among both N-Trace and E-Trace.

The RISC-V N-Trace Standard is composed of the following sub-specifications:

- RISC-V N-Trace (Nexus-based Trace) Specification
- RISC-V Trace Control Interface Specification
- RISC-V Trace Connectors Specification

The RISC-V E-Trace Standard is composed of the following sub-specifications:

- RISC-V E-Trace (Efficient Trace) Specification (Older versions of this specification (up to v1.0) were called "RISC-V Processor Trace Specification", but starting with v2.0.0 it was renamed to make it distinguishable from N-Trace)
- RISC-V Unformatted Trace & Diagnostic Data Packet Encapsulation Specification
- RISC-V Trace Control Interface Specification
- RISC-V Trace Connectors Specification

The following is a summary of the respective sub-specifications:

	RISC-V	RISC-V	RISC-V	RISC-V	RISC-V
	N-Trace	E-Trace	Unformatted	Trace Control	E Trace
	Specification	Specification	Trace Packet	Interface	Connectors
			Encapsulation	Specification	Specification
			Specification		
RISC-V					
N-Trace	•			•	•
RISC-V					
E-Trace		•	•	•	•

The RISC-V trace standards define the following RISC-V trace IP blocks:

- RISC-V N-Trace Trace Encoder (see SYStem.CONFIG.NEXUS)
- RISC-V E-Trace Trace Encoder (see SYStem.CONFIG.RVETRACE)
- RISC-V Trace Funnel (see SYStem.CONFIG.RVFUNNEL)
- RISC-V SRAM On-Chip Trace Sink (see SYStem.CONFIG.RVSRAMTRACE)
- RISC-V System Memory On-chip Trace Sink (see SYStem.CONFIG.RVSMEMTRACE)
- RISC-V Pin Interface Block (PIB) Off-chip Trace Sink (see SYStem.CONFIG.RVPIB)
- RISC-V ATB Bridge (see SYStem.CONFIG.RVATBBRIDGE)

The N-Trace Trace Encoder is only applicable to the N-Trace Standard.

The E-Trace Trace Encoder is only applicable to the E-Trace Standard.

All other RISC-V trace IP blocks that are mentioned in the list above are applicable to both, the N-Trace Standard and the E-Trace Standard.

The following illustration shows two example setups to demonstrate which IP blocks are specific to and which IP blocks are shared among the two RISC-V trace standards:



Each of these RISC-V trace IP blocks does have its own separate **trace control interface block**. Each trace control interface block is a set of 32-bit registers occupying an address space of up to 4KB. The base address of each trace control interface block must be aligned on the 4KB boundary.

E-Trace

The configuration of trace requires several steps, which vary and depend on the trace hardware of your chip. This chapter gives a brief overview over the most common trace configuration steps:

1. Configuration of the debug IP.

Before the configuration of the trace IP, it is necessary to configure the debug IP first. See for example chapter "Quick Start of the JTAG Debugger" for details.

2. Define trace source(s).

SYStem.CONFIG.NEXUS.<sub_cmd>
or
SYStem.CONFIG.RVETRACE.<sub_cmd>

These two command groups can be used to define and configure the existence of an N-Trace and/or E-Trace **trace encoder** in the system, and its location in the system.

Each RISC-V hart that can be traced does have its own trace encoder.

3. **Define trace funnel(s).**

SYStem.CONFIG.RVFUNNEL.<sub_cmd>

If the trace system does have one or more RISC-V trace funnels, then the above command group defines and configures the existence of a RISC-V trace funnel, and its location in the system.

If the system does have more than one trace encoder / more than one trace source (i.e. if it is a multicore trace system), then it most probably does have a trace funnel.

4. **Define trace sink(s).**

SYStem.CONFIG.RVSRAMTRACE.<sub_cmd> or SYStem.CONFIG.RVSMEMTRACE.<sub_cmd> or SYStem.CONFIG.RVPIB.<sub_cmd>

The above command groups define and configure the existence of one or more trace sink(s), and their respective location in the system.

The RISC-V on-chip trace sink categories are SRAM and SMEM trace sink. The RISC-V off-chip trace sink is PIB.

Each trace system must have at least one trace sink.

5. **Define off-chip trace port.**

SYStem.CONFIG.TRACEPORT.<sub_cmd>

If the system has an off-chip trace sink, then the above command defines the type of the trace port and the off-chip trace sink on the chip that is connected to it.

This command is only applicable to some off-chip trace sinks, but it is never applicable to on-chip trace sinks.

6. **Define trace method.**

```
Trace.METHOD <method>
```

The above command selects the trace method that you want to use. This is particularly important, if your system has more than one (type of) trace sink.

7. Configure trace source(s).

NEXUS.<sub_cmd> or RVETRACE.<sub_cmd>

The above command groups set the configuration settings of the control registers of the trace source (e.g. N-Trace trace encoder or E-Trace trace encoder).

The command group can only be used, if the respective trace source has previously been defined (see steps above).

8. Configure trace sink(s).

RVPIB.<sub_cmd>

The above command group sets the configuration settings of the control registers of the trace sink.

The command group can only be used, if the respective trace sink has previously been defined (see steps above).

9. Initialize trace sink(s).

Trace.Init

The above command initializes the trace sink and clears any previously recorded trace data.

This chapter shows configuration examples for certain RISC-V trace setups:

- Example A: Single-core N-Trace to On-chip Trace Sink
- Example B: Multi-core N-Trace to Off-chip Trace Sink

Example A: Single-core N-Trace to On-chip Trace Sink



Debugger configuration example

; Debug configuration	
SYStem.CPU <cpu></cpu>	
SYStem.CONFIG.RVDMIAP1.DebugSource DebugPort SYStem.CONFIG.RVDMIAP1.IRWIDTH 5. SYStem.CONFIG.RVDMIAP1.IRPRE 0. SYStem.CONFIG.RVDMIAP1.DRPRE 0. SYStem.CONFIG.RVDMIAP1.DRPRE 0. SYStem.CONFIG.RVDMIAP1.DRPOST 0.	; JTAG-DTM / RVDMIAP
SYStem.CONFIG.COREDEBUG.Base DMI:0x0	; Debug Module
; Trace configuration	
SYStem.CONFIG.NEXUS.Base DMI:0x1000 SYStem.CONFIG.NEXUS.Type NTRACE	; N-Trace Encoder
SYStem.CONFIG.RVSRAMTRACE1.Base DMI:0x2000 SYStem.CONFIG.RVSRAMTRACE1.TraceSource NEXUS	; RISC-V SRAM ; on-chip trace sink
Trace.METHOD Onchip	
NEXUS.ON	





Debugger configuration example (for SMP debugging):

```
;----- Debug configuration ------
SYStem.CPU <cpu>
SYStem.CONFIG.CORE 1. 1.
SYStem.CONFIG.CoreNumber 2.
SYStem.CONFIG.HART.INDEX 0. 1.
CORE.ASSIGN 1. 2.
SYStem.CONFIG.RVDMIAP1.DebugSource DebugPort ; JTAG-DTM / RVDMIAP
SYStem.CONFIG.RVDMIAP1.IRWIDTH 5.
SYStem.CONFIG.RVDMIAP1.IRPRE 0.
SYStem.CONFIG.RVDMIAP1.IRPOST 0.
SYStem.CONFIG.RVDMIAP1.DRPRE 0.
SYStem.CONFIG.RVDMIAP1.DRPOST 0.
SYStem.CONFIG.COREDEBUG.Base DMI:0x0 DMI:0x0
                                                    ; Debug Module
;----- Trace configuration ------
SYStem.CONFIG.NEXUS.Base SB:0x1000 SB:0x2000
                                                    ; N-Trace Encoders
SYStem.CONFIG.NEXUS.Type NTRACE
```

SYStem.CONFIG.RVFUNNEL1.Base SB: 0x3000 ; RISC-V Funnel SYStem.CONFIG.RVFUNNEL1.SourcePortNumber 3. ; 3 Funnel inputs SYStem.CONFIG.RVFUNNEL1.TraceSource ; Input source ; assignment NEXUS.0 0 NEXUS.1 1 SYStem.CONFIG.RVPIB.Base SB: 0x4000 ; RISC-V PIB sink SYStem.CONFIG.RVPIB.TraceSource RVFUNNEL1 ; on-chip trace sink SYStem.CONFIG.TRACEPORT.Type PTI ; Parallel trace SYStem.CONFIG.TRACEPORT.TraceSource RVPIB ; interface Trace.METHOD ANALYZER **NEXUS.ON** NEXUS.TimeStamps ON **RVPIB.PortSize** 8. **RVPIB.CLocKDIVider** 1.

N-Trace

Trace Message Types

Trace Trigger and Filter

E-Trace

Trace Message Types

Trace Trigger and Filter

SYStem.CONFIG.state

Display target configuration

Format:	SYStem.CONFIG.state [/ <tab>]</tab>
<tab>:</tab>	DebugPort Jtag AccessPorts COmponents

Opens the **SYStem.CONFIG.state** window, where you can view and modify most of the target configuration settings. The configuration settings tell the debugger how to communicate with the chip on the target board and how to access the on-chip debug and trace facilities in order to accomplish the debugger's operations.

Alternatively, you can modify the target configuration settings via the TRACE32 command line with the **SYStem.CONFIG** commands. Note that the command line provides *additional* **SYStem.CONFIG** commands for settings that are *not* included in the **SYStem.CONFIG.state** window.

<tab></tab>	Opens the SYStem.CONFIG.state window on the specified tab. For tab descriptions, see below.
DebugPort (default)	The DebugPort tab informs the debugger about the debug connector type and the communication protocol it shall use.
	For descriptions of the commands on the DebugPort tab, see DebugPort .
Jtag	The Jtag tab informs the debugger about the position of the Test Access Ports (TAP) in the JTAG chain which the debugger needs to talk to in order to access the debug and trace facilities on the chip. For descriptions of the commands on the Jtag tab, see Jtag .
AccessPorts	This tab informs the debugger about an Arm CoreSight Access Port (AP) and about how to control the AP to access chip-internal memory busses (AHB, APB, AXI) or chip-internal JTAG interfaces. For a descriptions of a corresponding commands, refer to AP .

COmponents	The COmponents tab informs the debugger (a) about the existence and interconnection of on-chip debug and trace modules and (b) informs the debugger on which memory bus and at which base address the debugger can find the control registers of the modules.
	For descriptions of the commands on the COmponents tab, see COmponents .

SYStem.CONFIG

Configure debugger according to target topology

Format:	SYStem.CONFIG <parameter></parameter>
<parameter>: (DebugPort)</parameter>	CJTAGFLAGS <flags> CJTAGTCA <value> CONNECTOR [MIPI34 MIPI20T] CORE <core> <chip> CoreNumber <number> DEBUGPORT [DebugCable0] DEBUGPORTTYPE [JTAG CJTAG SWD] Slave [ON OFF] SWDP [ON OFF] SWDP ION OFF] SWDPIdleHigh [ON OFF] SWDPTargetSel <value> TriState [ON OFF]</value></number></chip></core></value></flags>
<parameter>: (JTAG)</parameter>	DAPDRPOST <bits> DAPDRPRE <bits> DAPIRPOST <bits> DAPIRPRE <bits> DRPOST <bits> DRPRE <bits> IRPOST <bits> IRPRE <bits> IRPRE <bits> Slave [ON OFF] TAPState <state> TCKLevel <level> TriState [ON OFF]</level></state></bits></bits></bits></bits></bits></bits></bits></bits></bits>
<parameter>: (AccessPorts Arm CoreSight)</parameter>	AHBAPn.HPROT [<value> <name>] AHBAPn.RESet AHBAPn.view AHBAPn.XtorName <name></name></name></value>

<parameter>:</parameter>	APBAPn.HPROT [<value> <name>]</name></value>
	APBAPn.RESet
(AccessPorts	
Arm CoreSight	APBAPn.view
cont.)	APBAPn.XtorName <name></name>
	AXIAPn.ACEEnable [ON OFF]
	AXIAPn.CacheFlags <value></value>
	AXIAPn.HPROT [<value> <name>]</name></value>
	AXIAPn.RESet
	AXIAPn.view
	AXIAPn.XtorName <name></name>
	JTAGAPn.RESet
	JTAGAPn.view
	JTAGAPn.XtorName <name></name>
<parameter>:</parameter>	AHBAP.Port <port></port>
(AccessPorts	APBAP.Port <port></port>
Arm	AXIAP.Port <port></port>
CoreSight	JTAGAPn.Port <port></port>
SoC-400)	JTAGAPn.CorePort <pre>port></pre>
300-400)	
<parameter>:</parameter>	AHBAP.Base <address></address>
(AccessPorts	APBAP.Base <address></address>
Arm	AXIAP.Base <address></address>
CoreSight	JTAGAPn.Base <address></address>
SoC-600)	
<parameter>:</parameter>	RVDMIAPn.DebugSource <source/>
(AccessPorts	RVDMIAPn.DRPOST <value></value>
RISC-V)	RVDMIAPn.DRPRE <value></value>
	RVDMIAPn.IRCODE DMI <value></value>
	RVDMIAPn.IRCODE_DTMCS <value></value>
	RVDMIAPn.IRCODE_IDCODE <value></value>
	RVDMIAPn.IRPOST <value></value>
	RVDMIAPn.IRPRE <value></value>
	RVDMIAPn.IRWIDTH <value></value>
<parameter>:</parameter>	COREDEBUG.Base <address></address>
(COmponents)	COREDEBUG.RESet
	COREDEBUG.view
	ETR.CATUBase <address></address>
<parameter>:</parameter>	COREJPAM <name></name>
(Tessent	
Embedded	
Analytics)	
,,	

The **SYStem.CONFIG** commands inform the debugger about the available on-chip debug and trace components and how to access them.

The **SYStem.CONFIG** command information shall be provided <u>after</u> the **SYStem.CPU** command, which might be a precondition to enter certain **SYStem.CONFIG** commands, and <u>before</u> you start up the debug session, e.g. by **SYStem.Up**.

Syntax Remarks

The commands are not case sensitive. Capital letters show how the command can be shortened. **Example**: "SYStem.CONFIG.TriState ON" -> "SYStem.CONFIG.TS ON"

The dots after "SYStem.CONFIG" can alternatively be a blank. **Example**: "SYStem.CONFIG.TriState ON" or "SYStem.CONFIG TriState ON"

CJTAGFLAGS <flags></flags>	Activates workarounds for incomplete or buggy cJTAG (IEEE 1149.7) implementations. Bit 0 (" <i>NOTCA</i> "): Disable scanning of cJTAG ID (TCA-scanning). Bit 1 (" <i>NOKEEPER</i> "): Target has no "keeper". Use TRACE32 pseudo keeper. Bit 2 (" <i>INVSREDGE</i> "): Inverted meaning of SREDGE register. Bit 3 (" <i>OLDOPCODES</i> "): Old command opcodes (cJTAG < 1.14). Bit 4 (" <i>APFCUNLCK</i> "): APFC unlock required. Bit 5 (" <i>USEOAC</i> "): OAC required Default: 0
CJTAGTCA <value></value>	Selects the TCA (TAP Controller Address) to address a device in a cJTAG (IEEE 1149.7) Star-2 configuration. The Star-2 configuration requires a unique TCA for each device on the debug port.
CONNECTOR [MIPI34 MIPI20T]	Specifies the connector "MIPI34" or "MIPI20T" on the target. This is mainly needed in order to notify the trace pin location.
	Default: MIPI34 if CombiProbe is used, MIPI20T if µTrace (MicroTrace) is used.
CORE <core> <chip></chip></core>	The command helps to identify debug and trace resources which are commonly used by different cores. The command might be required in a multicore environment if you use multiple debugger instances (multiple TRACE32 PowerView GUIs) to simultaneously debug different cores on the same target system.
	Because of the default setting of this command
	debugger#1: < <i>core></i> =1 < <i>chip></i> =1 debugger#2: < <i>core></i> =1 < <i>chip></i> =2
	each debugger instance assumes that all notified debug and trace resources can exclusively be used.
	But some target systems have shared resources for different cores, for example a common trace port. The default setting causes that each debugger instance controls the same trace port. Sometimes it does not hurt if such a module is controlled twice. But sometimes it is a must to tell the debugger that these cores share resources on the same <i><chip></chip></i> . Whereby the "chip" does not need to be identical with the device on your target board:
	debugger#1: < <i>core></i> =1 < <i>chip></i> =1 debugger#2: < <i>core></i> =2 < <i>chip></i> =1

CORE <core> <chip></chip></core>	For cores on the same <i><chip></chip></i> , the debugger assumes that the cores share the same resource if the control registers of the resource have the same address.	
(cont.)	Default: <core> depends on CPU selection, usually 1. <chip> derives from the CORE= parameter in the configuration file (config.t32), usually 1. If you start multiple debugger instances with the help of t32start.exe, you will get ascending values (1, 2, 3,).</chip></core>	
CoreNumber <number></number>	Number of cores to be considered in an SMP (symmetric multiprocessing) debug session. There are RISC-V core types which can be used as a single core processor or as a scalable multicore processor of the same type. If you intend to debug more than one such core in an SMP debug session you need to specify the number of cores you intend to debug.	
	Default: 1.	
DEBUGPORT [DebugCable0]	It specifies which probe cable shall be used e.g. "DebugCable0". At the moment only the CombiProbe allows to connect more than one probe cable.	
	Default: depends on detection.	
DEBUGPORTTYPE [JTAG CJTAG SWD]	It specifies the used debug port type "JTAG", "CJTAG" or "SWD". It assumes the selected type is supported by the target.	
	Default: JTAG.	
Slave [ON OFF]	If several TRACE32 debugger GUIs share the same debug port (AMP debugging), all GUIs except one must have this option set to ON .	
	JTAG: Only one debugger GUI - the "master GUI" - is allowed to control the signals nTRST and nSRST (nRESET), and perform a test-logic-reset or system reset. Only this master GUI must have Slave OFF .	
	All other debugger GUIs are considered "slave GUIs" and need to have the setting Slave ON .	
	Default: OFF. Default: ON if CORE= >1 in the configuration file (e.g. config.t32).	

SWDPIdleHigh [ON OFF]	Keep SWDIO line high when idle. Only for Serialwire Debug mode. Usually the debugger will pull the SWDIO data line low, when no operation is in progress, so while the clock on the SWCLK line is stopped (kept low).		
	You can configure the debugger to pull the SWDIO data line high, when no operation is in progress by using SYStem.CONFIG SWDPIdleHigh O N		
	Default: OFF.		
SWDPTargetSel <value></value>	Device address in case of a multidrop serial wire debug port.		
	Default: none set (any address accepted).		
TriState [ON ∣ OFF]	 TriState has to be used if several debug cables are connected to a common JTAG port. TAPState and TCKLevel define the TAP state and TCK level which is selected when the debugger switches to tristate mode. Please note: nTRST must have a pull-up resistor on the target. TCK can have a pull-up or pull-down resistor. Other trigger inputs need to be kept in inactive state. 		
	Default: OFF.		

With the JTAG interface you can access a Test Access Port controller (TAP) which has implemented a state machine to provide a mechanism to read and write data to an Instruction Register (IR) and a Data Register (DR) in the TAP. The JTAG interface will be controlled by 5 signals:

- nTRST (reset)
- TCK (clock)
- TMS (state machine control)
- TDI (data input)
- TDO (data output)

Multiple TAPs can be controlled by one JTAG interface by daisy-chaining the TAPs (serial connection). If you want to talk to one TAP in the chain, you need to send a BYPASS pattern (all ones) to all other TAPs. For this case the debugger needs to know the position of the TAP it wants to talk to.

The width of the JTAG instruction register of the TAP of a **RISC-V JTAG Debug Transport Module** (JTAG-DTM) can be defined with **IRWIDTH**.

The TAP position of a **RISC-V JTAG Debug Transport Module (JTAG-DTM)** can be defined with the commands **IRPRE**, **IRPOST**, **DRPRE**, and **DRPOST**.

The TAP position of an **Arm CoreSight Debug Access Port (Arm DAP)** can be defined with the commands **DAPIRPRE**, **DAPIRPOST**, **DAPDRPRE**, and **DAPDRPOST**.

DRPOST <bits></bits>	Defines the TAP position of the RISC-V JTAG-DTM in a JTAG scan chain. Number of TAPs in the JTAG chain between the TDI signal and the TAP you are describing. In BYPASS mode, each TAP contributes one data register bit. See example below. This command only applies to the implicit JTAG-DTM configuration. For the explicit JTAG-DTM configuration, refer to SYStem.CONFIG.RVDMIAP.DRPOST instead.
	Default: 0.
DRPRE <i><bits></bits></i>	Defines the TAP position of the RISC-V JTAG-DTM in a JTAG scan chain. Number of TAPs in the JTAG chain between the TAP you are describing and the TDO signal. In BYPASS mode, each TAP contributes one data register bit. See example below. This command only applies to the implicit JTAG-DTM configuration. For the explicit JTAG-DTM configuration, refer to SYStem.CONFIG.RVDMIAP.DRPRE instead.

Default: 0.

IRPOST <i><bits></bits></i>	Defines the TAP position of the RISC-V JTAG-DTM in a JTAG scan chain. Number of Instruction Register (IR) bits of all TAPs in the JTAG chain between TDI signal and the TAP you are describing. See example below. This command only applies to the implicit JTAG-DTM configuration. For the explicit JTAG-DTM configuration, refer to SYStem.CONFIG.RVDMIAP.IRPOST instead. Default: 0.
IRPRE <i><bits></bits></i>	Defines the TAP position of the RISC-V JTAG-DTM in a JTAG scan chain. Number of Instruction Register (IR) bits of all TAPs in the JTAG chain between the TAP you are describing and the TDO signal. See example below. This command only applies to the implicit JTAG-DTM configuration. For the explicit JTAG-DTM configuration, refer to SYStem.CONFIG.RVDMIAP.IRPRE instead.
	Default: 0.
IRWIDTH <bits></bits>	Defines the JTAG Instruction Register (IR) width of the JTAG TAP of the RISC-V JTAG-DTM. See example below. This command only applies to the implicit JTAG-DTM configuration. For the explicit JTAG-DTM configuration, refer to SYStem.CONFIG.RVDMIAP.IRWIDTH instead.
	Default: 5.
NOTE:	If you are not sure about your settings concerning IRPRE, IRPOST, DRPRE, and DRPOST, you can try to detect the settings automatically with the SYStem.DETECT.DaisyChain or SYStem.DETECT.SHOWChain command.

Example:



This example shows four TAPs in a JTAG daisy chain. The relevant TAP for RISC-V debugging is the *JTAG Debug Transport Module* (JTAG-DTM) TAP. In order to address this TAP, the following settings are necessary:

```
SYStem.CONFIGIRWIDTH 5.SYStem.CONFIGIRPRE 10.SYStem.CONFIGIRPOST 7.SYStem.CONFIGDRPRE 2.SYStem.CONFIGDRPOST 1.
```

B::SYStem.CONFIG.state				
DebugPort	Jtag A	ccessPorts	COmponents	
TDI W TDO 1. Core IIRPRE 10. DRPOST 2. W TDO 2. Core IIRPRE				
TDI IN DAPDRPOST DAP DAPDRPOST DAP DAPDRPOST DAP DAP				
TriState TAPState TOLevel				

If your system contains an **Arm CoreSight Debug Access Port (DAP)** and the DAP is accessible via JTAG, then the DAP's JTAG Test Access Port controller (TAP) may be inside a JTAG daisy-chain together with other TAPs. To tell the debugger the exact position of the DAP's TAP within the JTAG daisy-chain, you will require the commands DAPIRPRE, DAPIRPOST, DAPDRPRE, and DAPDRPOST. These settings are especially important if the CoreSight DAP is not only used to access memory, but also to access the debug registers of the RISC-V Debug Module.

DAPDRPOST <bits></bits>	(default: 0) <i><number></number></i> of TAPs in the JTAG chain between the DAP and the TDO signal of the debugger.
DAPDRPRE <bits></bits>	(default: 0) <i><number></number></i> of TAPs in the JTAG chain between the TDI signal of the debugger and the DAP.

DAPIRPOST <bits></bits>	(default: 0) <i><number></number></i> of instruction register bits in the JTAG chain between the DAP and the TDO signal of the debugger. This is the sum of the instruction register length of all TAPs between the DAP and the TDO signal of the debugger.
DAPIRPRE <i><bits></bits></i>	(default: 0) <i><number></number></i> of instruction register bits in the JTAG chain between the TDI signal and the DAP. This is the sum of the instruction register lengths of all TAPs between the TDI signal of the debugger and the DAP.
Slave [ON OFF]	If several debuggers share the same debug port, all except one must have this option active.
	JTAG: Only one debugger - the "master" - is allowed to control the signals nTRST and nSRST (nRESET). The other debuggers need to have the setting Slave OFF . Default: OFF.
	Default: ON if CORE= >1 in the configuration file (e.g. config.t32).
TAPState <state></state>	This is the state of the TAP controller when the debugger switches to tristate mode. All states of the JTAG TAP controller are selectable.
	During an AMP debug session, this parameter must be set to the same value in all TRACE32 instances.
	0 Exit2-DR 1 Exit1-DR
	2 Shift-DR 3 Pause-DR
	4 Select-IR-Scan 5 Update-DR
	6 Capture-DR 7 Select-DR-Scan
	8 Exit2-IR 9 Exit1-IR
	10 Shift-IR 11 Pause-IR
	12 Run-Test/Idle 13 Update-IR
	14 Capture-IR 15 Test-Logic-Reset
	Default: 7 = Select-DR-Scan.

TCKLevel Level of TCK signal when all debuggers are tristated. Normally defined
by a pull-up or pull-down resistor on the target.

Default: 0.

 TriState [ON | OFF]
 TriState has to be used if several debug cables are connected to a common JTAG port. TAPState and TCKLevel define the TAP state and TCK level which is selected when the debugger switches to tristate mode. Please note:

- nTRST must have a pull-up resistor on the target.
- TCK can have a pull-up or pull-down resistor.
- Other trigger inputs need to be kept in inactive state.

Default: OFF.

<parameters> Configuring an Arm CoreSight Debug Access Port "CoreSight AP"

An Arm CoreSight Access Port (AP) is a CoreSight module from Arm which provides access via its debug link (JTAG, cJTAG, SWD, USB, UDP/TCP-IP, GTL, PCIe...) to:

1 Memory busses (AHB, APB, AXI). This is especially important if the on-chip debug register needs to be accessed this way. You can access the memory buses by using certain access classes with the debugger commands: "AHB:", "APB:", "AXI:. The interface to these buses is called Memory Access Port (MEM-AP).

The debug registers of some cores are accessible via such a memory bus (mostly APB).

2. A transactor name for virtual connections to AMBA bus level transactors can be configured by the property SYStem.CONFIG.*APn.XtorName <name>. A JTAG or SWD transactor must be configured for virtual connections to use the property "Port" or "Base" (with "DP:" access) in case XtorName remains empty.



Example 1: Arm SoC-400



AHBAPn.HPROT [<value> | <name>] SYStem.Option.AHBH-PROT [<value> | <name>]

(deprecated)

Default: 0.

Selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AHB Access Port, when using the AHB: memory class.

APBAPn.HPROT [<value> <name>]</name></value>	Default: 0. This option selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight APB Access Port, when using the APB: memory class. The secure access bit HPROT[1] is not controlled by this option, but via the access class prefixes "Z" and "N" as well as "L" and "O" if the Access Port supports Realm Management Extension.

AXIAPn.HPROT [<value> | <name>] SVStem Option AXIHPRO1

SYStem.Option.AXIHPROT [<value> | <name>] (deprecated)

Default: 0.

This option selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AXI Access Port, when using the AXI: memory class.

The secure access bit HPROT[1] is not controlled by this option, but via the access class prefixes "Z" and "N" as well as "L" and "O" if the Access Port supports Realm Management Extension.

AXIAPn.ACEEnable [ON | OFF]

SYStem.Option.AXIACEEnable [ON | OFF] (deprecated) Default: OFF. Enables ACE transactions on the AXI-AP, including barriers. This does only work if the debug logic of the target CPU implements coherent accesses. Otherwise this option will be without effect.

AXIAPn.CacheFlags <value> SYStem.Option.AXI-CACHEFLAGS <value> (deprecated) Default: DeviceSYStem (=0x30: Domain=0x3, Cache=0x0). This option configures the value used for the Cache and Domain bits in the Control Status Word (CSW[27:24]->Cache, CSW[14:13]->Domain) of an Access Port, when using the AXI: memory class.

The below offered selection options are all non-bufferable. Alternatively you can enter a <value>, where value[5:4] determines the Domain bits and value[3:0] the Cache bits.

<name></name>	Description
DeviceSYStem	=0x30: Domain=0x3, Cache=0x0
NonCacheableSYStem	=0x32: Domain=0x3, Cache=0x2
ReadAllocateNonShareable	=0x06: Domain=0x0, Cache=0x6
ReadAllocateInnerShareable	=0x16: Domain=0x1, Cache=0x6
ReadAllocateOuterShareable	=0x26: Domain=0x2, Cache=0x6
WriteAllocateNonShareable	=0x0A: Domain=0x0, Cache=0xA
WriteAllocateInnerShareable	=0x1A: Domain=0x1, Cache=0xA

WriteAllocateOuterShareable	=0x2A: Domain=0x2, Cache=0xA
ReadWriteAllocateNonShareable	=0x0E: Domain=0x0, Cache=0xE
ReadWriteAllocateInnerShareable	=0x1E: Domain=0x1, Cache=0xE
ReadWriteAllocateOuterShareable	=0x2E: Domain=0x2, Cache=0xE

RESet	Undo the configuration for this access port. This does not cause a physical reset for the access port on the chip.
view	Opens a window showing the current configuration of the access port.

AHBAPn.XtorName <name></name>	AHB bus transactor name that shall be used for "AHBn:" access class.
APBAPn.XtorName <name></name>	APB bus transactor name that shall be used for "APBn:" access class.
AXIAPn.XtorName <name></name>	AXI bus transactor name that shall be used for "AXIn:" access class.

In an **Arm SoC-400** system, the following **SYStem.CONFIG** commands configure the port-number for the memory busses:

AHBAPn.Port <port> Access Port Number (0-255) of a SoC-400 system which shall be AHBACCESSPORT <port> used for "AHBn:" access class. Default: port not available. (deprecated) **APBAPn.Port** <port> Access Port Number (0-255) of a SoC-400 system which shall be used for "APBn:" access class. **APBACCESSPORT** <port> (deprecated) Default: port not available. AXIAPn.Port <port> Access Port Number (0-255) of a SoC-400 system which shall be AXIACCESSPORT <port> used for "AXIn:" access class. Default: port not available. (deprecated) JTAGAPn.CorePort <port> JTAG-AP port number (0-7) connected to the core which shall be **COREJTAGPORT** <port> debugged. (deprecated)

JTAGAPn.Port <port> JTAGACCESSPORT <port> (deprecated) Access port number (0-255) of a SoC-400 system of the JTAG Access Port.
AHBAPn.Base <address></address>	This command informs the debugger about the start address of the register block of the "AHBAPn:" access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.
	Example : SYStem.CONFIG.AHBAP1.Base DP:0x80002000 Meaning: The control register block of the AHB access ports starts at address 0x80002000.
APBAPn.Base <address></address>	This command informs the debugger about the start address of the register block of the "APBAPn:" access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.
	Example : SYStem.CONFIG.APBAP1.Base DP:0x80003000 Meaning: The control register block of the APB access ports starts at address 0x80003000.
AXIAPn.Base <address></address>	This command informs the debugger about the start address of the register block of the "AXIAPn:" access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.
	Example : SYStem.CONFIG.AXIAP1.Base DP:0x80004000 Meaning: The control register block of the AXI access ports starts at address 0x80004000.
JTAGAPn.Base <address></address>	This command informs the debugger about the start address of the register block of the "JTAGAPn:" access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.
	Example : SYStem.CONFIG.JTAGAP1.Base DP:0x80005000 Meaning: The control register block of the JTAG access ports starts at address 0x80005000.

It is possible to configure multiple Arm SoC-600 buses of one type (e.g. multiple APB buses). This is only necessary if all these buses need to be accessed from within the same TRACE32 PowerView GUI (i.e. from the same SMP session). To do so, each bus can be given its individual bus index.

If no explicit bus index is specified during configuration or use of an access class, then the debugger will automatically imply and assume the index value 1.

Example:

```
SYStem.CONFIG.APBAP1.BaseDP:0x1000000; firstAPBAP: index 1SYStem.CONFIG.APBAP2.BaseDP:0x2000000; secondAPBAP: index 2SYStem.CONFIG.AXIAP.BaseDP:0x3000000; firstAXIAP: index 1 (implied)Data.dumpAPB:0x80000000; use accessclass of firstAPBAPBData.dumpAPB2:0x90000000; use accessclass of secondAPBAPData.dumpAXI:0x30000000; use accessclass of firstAXIAP
```

RISC-V Debug Module Interface Access Port (RVDMIAP) Configuration

The RISC-V debug specification defines the **RISC-V JTAG Debug Transport Module (JTAG-DTM)**, which is a standardized RISC-V IP block that can access the debug registers of the *RISC-V Debug Module* (DM). The debug bus that connects the JTAG-DTM to the DM is called the **Debug Module Interface (DMI)**.



As the RISC-V JTAG-DTM provides access to the DMI bus, it can be considered a **RISC-V DMI Access Port (RVDMIAP)**.

The RVDMIAP is associated with the "DMI:" access class.

The command group **SYStem.CONFIG.RVDMIAPn.*** allows to configure such a DMI access port. The configuration options are described in the table below. For more detailed example configurations, please refer to the chapter about **explicit JTAG-DTM configuration**.

SYStem.CONFIG.RVDMIAPn.* configuration:

RVDMIAPn.DebugSource <source/>	Defines the JTAG port that the JTAG TAP of the RVDMIAP / RISC-V JTAG-DTM is connected to.
	<source/> options: <i>None</i> : no JTAG port configured <i>DebugPort</i> : JTAG TAP is connected to the external debug port. Default: <i>None</i>
RVDMIAPn.DRPOST <bits></bits>	Defines the TAP position of the RVDMIAP / RISC-V JTAG-DTM in a JTAG scan chain. DRPOST defines the number of TAPs in the JTAG chain between the TDI signal and the TAP of the RVDMIAP. In BYPASS mode, each TAP contributes one data register bit. Default: undefined

RVDMIAPn.DRPRE <bits></bits>	Defines the TAP position of the RVDMIAP / RISC-V JTAG-DTM in a JTAG scan chain. DRPRE defines the number of TAPs in the JTAG chain between the TDO signal and the TAP of the RVDMIAP. In BYPASS mode, each TAP contributes one data register bit. Default: undefined
RVDMIAPn.IRCODE_DMI <value></value>	Defines the JTAG instruction register code (IRCODE) for the ' <i>dmi</i> ' data register of the RVDMIAP / RISC-V JTAG-DTM. Default: 0x11 (as defined by the RISC-V debug specification)
RVDMIAPn. IRCODE_DTMCS <value></value>	Defines the JTAG instruction register code (IRCODE) for the ' <i>dtmcs</i> ' data register of the RVDMIAP / RISC-V JTAG-DTM. Default: 0x10 (as defined by the RISC-V debug specification)
RVDMIAPn. IRCODE_IDCODE <value></value>	Defines the JTAG instruction register code (IRCODE) for the ' <i>idcode</i> ' data register of the RVDMIAP / RISC-V JTAG-DTM. Default: 0x1 (as defined by the RISC-V debug specification)
RVDMIAPn.IRPOST <bits></bits>	Defines the TAP position of the RVDMIAP / RISC-V JTAG-DTM in a JTAG scan chain. IRPOST defines the number of Instruction Register (IR) bits of all TAPs in the JTAG chain between TDI signal and the TAP of the RVDMIAP. Default: undefined
RVDMIAPn.IRPRE <i><bits></bits></i>	Defines the TAP position of the RVDMIAP / RISC-V JTAG-DTM in a JTAG scan chain. IRPRE defines the number of Instruction Register (IR) bits of all TAPs in the JTAG chain between the TAP of the RVDMIAP and the TDO signal. Default: undefined
RVDMIAPn.IRWIDTH <bits></bits>	Defines the JTAG Instruction Register (IR) width of the JTAG TAP of the RVDMIAP / RISC-V JTAG-DTM. Default: undefined

On the **Components** tab in the **SYStem.CONFIG.state** window, you can comfortably add the debug and trace components your chip includes and which you intend to use with the debugger's help.

Components and Available Commands

SYStem.CONFIG.COREDEBUG.Base <address> SYStem.CONFIG.COREDEBUG.RESet SYStem.CONFIG.COREDEBUG.view

RISC-V Debug Module: bus type and base address of bus-mapped debug registers.

In some systems the debug registers of the RISC-V Debug Module (DM) are mapped on a debug bus (*without* the use of a JTAG-DTM). In that case this command configures the bus type and the base address of the DM register address space.

Example:

RISC-V DM debug registers mapped on APB bus with base address 0x80000000:

SYStem.CONFIG.COREDEBUG.Base APB:0x8000000

For further examples, see "Debug Module Access via Arm CoreSight Debug Bus", page 21.

.Base <address></address>	Configure the start address of the debug register block of the RISC-V debug module. Configuring this address also notifies the debugger that the debug registers are directly accessible for the debugger via memory (and not e.g. via a JTAG-DTM).
RESet	Undo the configuration of the start address of the debug register block of the RISC-V debug module. This does not cause a physical reset for the component on the chip.
view	Opens a window showing the current configuration of this command.

Technical information regarding TRACE32 debugging through the Tessent Embedded Analytics Ecosystem is currently confidential. If you require documentation on this topic, please contact Lauterbach Support.

.....COREJPAM <name> Configure a Tessent Embedded Analytics JTAG Processor Analytic Module to access the RISC-V JTAG-DTM for debugging. Use the name of an already configured JPAM.

Format:	SYStem.CONFIG.HART.INDEX <index> SYStem.CONFIG.HARTINDEX <index> (deprecated)</index></index>
<index>:</index>	0. 1. <i>n</i>

Default: 0.

Configures the hardware thread index (hart index) that is used by the RISC-V Debug Module to interact with a specific hart.

The command requires a hart index for each hart that is covered by SYStem.CONFIG.CoreNumber.

Example:

```
SYStem.CONFIG.CoreNumber 5.
SYStem.CONFIG.HART.INDEX 3. 4. 5. 6. 7.
```

The Debug Module "hart index" should not be confused with other values such as the "hart ID" of the *mhartid* CSR.

For further examples, see "Quick Start for Multicore Debugging", page 23.

Format:	SYStem.CONFIG.NEXUS. <sub_cmd></sub_cmd>
<sub_cmd>:</sub_cmd>	Base <address> Type <type> Flags <flags> RESet</flags></type></address>

The command **SYStem.CONFIG.NEXUS.**<*sub_cmd*> configures a RISC-V N-Trace Trace Encoder, which complies to the official RISC-V N-Trace Standard.

To configure the user settings for the RISC-V N-Trace Trace Encoder, see the **NEXUS**.<*sub_cmd>* command group.

The following subcommands are possible for SYStem.CONFIG.NEXUS.<sub_cmd>:

Base <address></address>	Base address of the control register block of the RISC-V N-Trace Trace Encoder.
Type <type></type>	Configure the type of the N-Trace Trace Encoder. Possible values for < <i>type></i> are:
	None: no type specified.
	NTRACE : N-Trace Trace Encoder complies to the official RISC-V N-Trace Standard, and does <i>not</i> have any vendor-specific modifications or features.
	SiFive : N-Trace Trace Encoder complies to the official RISC-V N-Trace Standard, but does have SiFive-specific features.
	Default: None
Flags <flags></flags>	This command allows to notify the Lauterbach N-Trace decoder, that this N-Trace Trace Encoder does have (known) hardware issues. The <i><flags></flags></i> parameter represents a bit field and each bit represents one hardware issue.
RESet	Undo the user configuration for this component. This does <i>not</i> cause a physical reset of the component on the chip.

Format:	SYStem.CONFIG.RVATBBRIDGE. <sub_cmd></sub_cmd>
<sub_cmd>:</sub_cmd>	Base <address> RESet TraceSource <source/></address>

The command **SYStem.CONFIG.RVATBBRIDGE.**<*sub_cmd>* configures a RISC-V Trace ATB Bridge as defined in the official RISC-V Trace Control Interface Specification.

The Advanced Trace Bus (ATB) is used to transport trace data within trace infrastructure such as e.g., Arm CoreSight debug systems. A RISC-V Trace ATB Bridge is necessary in order to send trace data from a RISC-V trace infrastructure (compliant to the RISC-V Trace Control Interface Specification) to an ATB bus. Among others, the RISC-V Trace ATB Bridge adds an ATB ID/ATID that is used as its source identifier on the ATB bus.

To configure the user settings for the RISC-V ATB Bridge, see the **RVATBBRIDGE**.<sub_cmd> command group.

Base <address></address>	Base address of the control register block of the RISC-V Trace ATB Bridge.
RESet	Undo the user configuration for this component. This does <i>not</i> cause a physical reset of the component on the chip.
TraceSource <source/>	Define the trace source that is connected to the RISC-V Trace ATB Bridge's input port.
	You need to configure SYStem.CONFIG.RVATBBRIDGE.Base , before you can use this command to configure the trace source.

The following subcommands are possible for SYStem.CONFIG.RVATBBRIDGE.<sub_cmd>:

Format:	SYStem.CONFIG.RVETRACE. <sub_cmd></sub_cmd>
<sub_cmd>:</sub_cmd>	Base <address> RESet Type <type></type></address>

The command **SYStem.CONFIG.RVETRACE.**<*sub_cmd*> configures a RISC-V E-Trace Trace Encoder, which complies to the official RISC-V E-Trace Standard.

To configure the user settings for the RISC-V E-Trace Trace Encoder, see the RVETRACE.<sub_cmd> command group.

The following subcommands are possible for SYStem.CONFIG.RVETRACE.<sub_cmd>:

Base <address></address>	Base address of the control register block of the RISC-V E-Trace Trace Encoder.
RESet	Undo the user configuration for this component. This does <i>not</i> cause a physical reset of the component on the chip.
Type <type></type>	Configure the type of this components control interface. Possible values for <i><type></type></i> are: None: no type specified. STANDARD: E-Trace Trace Encoder complies to the official RISC-V Trace Control Interface Specification Default: None

Format:	SYStem.CONFIG.RVFUNNEL. <sub_cmd></sub_cmd>
<sub_cmd>:</sub_cmd>	Base <address> RESet SourcePortNumber <number> TraceSource <source/></number></address>

The command **SYStem.CONFIG.RVFUNNEL.**<*sub_cmd*> configures a RISC-V Trace Funnel, as defined in the official RISC-V Trace Control Interface Specification.

A RISC-V Trace Funnel that complies to the RISC-V Trace Control Interface Specification v1.0 or newer can have up to 16 input ports and one output port. It combines the trace data of various trace sources to a common trace stream.

A RISC-V Trace Funnel's input ports can only be connected to RISC-V trace sources (such as N-Trace encoder or E-Trace encoder), or to other RISC-V Trace Funnels. Its input port can however *not* be connected to other trace source types (such as Arm ETM), or to other trace funnel types (such as Arm CoreSight Trace Funnels).

A RISC-V Trace Funnel's output port can only be connected to a RISC-V trace sink (such as RISC-V PIB, or RISC-V ATB Bridge), or to another RISC-V Trace Funnel. Its output port can however *not* be connected to other trace sink types (such as Arm ETB), or to other trace funnel types (such as Arm CoreSight Trace Funnels).

The following subcommands are possible for SYStem.CONFIG.RVFUNNEL.<sub_cmd>:

Base <address></address>	Base address of the control register block of the RISC-V Trace Funnel.		
RESet	Undo the user configuration for this component. This does <i>not</i> cause a physical reset of the component on the chip.		

SourcePortNumber <number></number>	Number of input ports of the RISC-V Trace Funnel.
	You need to configure <i>SYStem.CONFIG.RVFUNNEL.Base <address></address></i> , before you can use this command to configure the source port number.
TraceSource <source/>	Define the trace sources that are connected to the RISC-V Trace Funnel's input ports. You need to configure SYStem.CONFIG.RVFUNNEL.Base before you can use this command to configure the trace sources.
	can use this command to comigure the trace sources.
	<source/> parameters: Each trace source that is connected to the RISC-V Trace Funnel needs to be assigned to one of the funnel's input ports.
	Example #1:
	Configuration for example #1: SYStem.CONFIG.RVFUNNEL1.TraceSource NEXUS 0 RVFUNNEL2 4
	<i>Meaning:</i> The RISC-V Trace Funnel #1 gets trace data from a Nexus trace source at funnel input #0 and from another RISC-V Trace Funnel #2 at funnel input #4 .
	Example #2:
	In an SMP (Symmetric MultiProcessing) debug session, some trace sources are defined as a list of base addresses to specify one component per core (for example SYStem.CONFIG.NEXUS.Base). In this case, the assignment between RISC-V Trace Funnel input port and trace source needs to specify the core index of the trace source.
	Configuration for example #2: SYStem.CONFIG.NEXUS.Base SB:0x1000 SB:0x2000 SB:0x3000 SYStem.CONFIG.RVFUNNEL1.TraceSource NEXUS.0 0 NEXUS.1 1 NEXUS.2 2
	<i>Meaning:</i> Three RISC-V cores with N-Trace encoders, connected to the first three input ports of RISC-V Trace Funnel #1. "NEXUS.2" refers to the third NEXUS module, which has the base address SB:0x3000. The indices of trace source components are 0, 1, 2, 3,
	If the numbers of the indices are steadily increasing, starting from 0 and without gaps (like in the example above), then you can shorten the command and alternatively write:
	SYStem.CONFIG.RVFUNNEL1.TraceSource NEXUS
-	

SYStem.CONFIG.RVFUNNEL configuration example

SYStem.CONFIG.CoreNumber	3.	;	3 RISC-V cores
SYStem.CONFIG.NEXUS.Type SYStem.CONFIG.NEXUS.Base		;	3 Trace Encoders
SYStem.CONFIG.RVFUNNEL1.B SYStem.CONFIG.RVFUNNEL1.S SYStem.CONFIG.RVFUNNEL1.T	ourcePortNumber 3.	;	3 Funnel inputs Input source assignment

NOTE:	Please note that this command only refers to <i>RISC-V trace funnels</i> , which comply to the official <i>RISC-V Trace Control Interface Specification</i> .
	It should not be confused with other trace funnels, such as for example Arm CoreSight trace funnels.

SYStem.CONFIG.RVPIB.<sub_cmd> Configure RISC-V pin interface block

Format:	SYStem.CONFIG.RVPIB. <sub_cmd></sub_cmd>
<sub_cmd>:</sub_cmd>	Base <address> RESet TraceSource <source/></address>

The command **SYStem.CONFIG.RVPIB.**<*sub_cmd>* configures a RISC-V Pin Interface Block (PIB) as defined in the official RISC-V Trace Control Interface Specification.

The RISC-V PIB block is a trace sink with an off-chip trace interface. For further configuration of this IP block, refer to the **RVPIB** command.

The following subcommands are possible for SYStem.CONFIG.RVPIB.<sub_cmd>:

Base <address></address>	Base address of the control register block of the RISC-V PIB sink.
	Ũ

RESet	Undo the user configuration for this component. This does <i>not</i> cause a physical reset of the component on the chip.
TraceSource <source/>	Define the trace source that is connected to the RISC-V PIB's input port.
	You need to configure SYStem.CONFIG.RVPIB.Base , before you can use this command to configure the trace source.

SYStem.CONFIG.RVPIB configuration example

SYStem.CONFIG.RVPIB.Base SB:0x1000 SYStem.CONFIG.RVPIB.TraceSource RVFUNNEL4

SYStem.CONFIG.RVSMEMTRACE.<sub_cmd>

System memory sink

Format:	SYStem.CONFIG.RVSMEMTRACE. <sub_cmd></sub_cmd>
<sub_cmd>:</sub_cmd>	Base <address> RESet TraceSource <source/></address>

The command **SYStem.CONFIG.RVSMEMTRACE**.<*sub_cmd>* configures a RISC-V system memory trace sink (SMEMTRACE) as defined in the official RISC-V Trace Control Interface Specification.

The RISC-V SMEMTRACE block is an on-chip trace sink.

The following subcommands are possible for SYStem.CONFIG.RVSMEMTRACE.<sub_cmd>:

Base <address></address>	Base address of the control register block of the RISC-V SMEMTRACE sink.
RESet	Undo the user configuration for this component. This does <i>not</i> cause a physical reset of the component on the chip.
TraceSource <source/>	Define the trace source that is connected to the RISC-V SMEMTRACE sink's input port.
	You need to configure SYStem.CONFIG.RVSMEMTRACE.Base , before you can use this command to configure the trace source.

SYStem.CONFIG.RVSMEMTRACE configuration example

SYStem.CONFIG.RVSMEMTRACE.Base SB:0x1000 SYStem.CONFIG.RVSMEMTRACE.TraceSource RVFUNNEL4

Format:	SYStem.CONFIG.RVSRAMTRACE. <sub_cmd></sub_cmd>
<sub_cmd>:</sub_cmd>	Base <address> RESet TraceSource <source/></address>

The command **SYStem.CONFIG.RVSRAMTRACE**.<*sub_cmd>* configures a RISC-V SRAM trace sink (SRAMTRACE) as defined in the official RISC-V Trace Control Interface Specification.

The RISC-V SRAMTRACE block is an on-chip trace sink.

The following subcommands are possible for SYStem.CONFIG.RVSRAMTRACE.<sub_cmd>:

Base <address></address>	Base address of the control register block of the RISC-V SRAMTRACE sink.
RESet	Undo the user configuration for this component. This does <i>not</i> cause a physical reset of the component on the chip.
TraceSource <source/>	Define the trace source that is connected to the RISC-V SRAMTRACE sink's input port.
	You need to configure SYStem.CONFIG.RVSRAMTRACE.Base , before you can use this command to configure the trace source.

SYStem.CONFIG.RVSRAMTRACE configuration example

SYStem.CONFIG.RVSRAMTRACE.Base SB:0x1000 SYStem.CONFIG.RVSRAMTRACE.TraceSource RVFUNNEL4

SYStem.CPU

Format:	SYStem.CPU <cpu></cpu>
<cpu>:</cpu>	RV32 RV64

Selects the target core / CPU / SoC / chip to be debugged.

<cpu></cpu>	For a list of supported cores/CPUs/SoCs/chips, use the command "SYStem.CPU *" or refer to the chip search on the Lauterbach website.
-------------	--

NOTE:	RV32 and RV64 are <i>default</i> entries for 32-bit and 64-bit RISC-V cores, respectively. These entries should only be selected if there is no dedicated <i><cpu></cpu></i> entry available
	that matches the target. If RV32/RV64 is selected then all chip-specific
	configuration needs to be made manually by the user.

NOTE:	All core entries have a prefix that is specific to the core vendor, in order to
	prevent naming collisions.
	Example: the E21 core from SiFive has the name "SF-E21".

Format:	SYStem.JtagClock [<frequency> RTCK ARTCK <frequency> CTCK <frequency> CRTCK <frequency>] SYStem.BdmClock <frequency> (deprecated)</frequency></frequency></frequency></frequency></frequency>
<frequency>:</frequency>	10000 40000000.

Default frequency: 10 MHz.

Selects the JTAG port frequency (TCK) used by the debugger to communicate with the processor. The frequency affects e.g. the download speed. It could be required to reduce the JTAG frequency if there are buffers, additional loads or high capacities on the JTAG lines or if VTREF is very low. A very high frequency will not work on all systems and will result in an erroneous data transfer.

<frequency></frequency>	The debugger cannot select all frequencies accurately. It chooses the next possible frequency and displays the real value in the SYStem.state window. Besides a decimal number like "100000." short forms like "10kHz" or "15MHz" can also be used. The short forms imply a decimal value, although no "." is used.
RTCK	The JTAG clock is controlled by the RTCK signal (R eturned TCK). The debugger does not progress to the next TCK edge until after an RTCK edge is received. This mode is not recommended for this debugger since it is not needed here.
ARTCK	Accelerated method to control the JTAG clock by the RTCK signal (Accelerated Returned TCK). In ARTCK mode the debugger uses a fixed JTAG frequency for TCK, independent of the RTCK signal. This frequency must be specified by the user. TDI and TMS will be delayed by 1/2 TCK clock cycle. TDO will be sampled with RTCK. This mode is not recommended for this debugger since it is not needed here.
СТСК	With this option higher JTAG speeds can be reached. The TDO signal will be sampled by a signal which derives from TCK, but which is timely compensated regarding the debugger-internal driver propagation delays (C ompensation by TCK).
CRTCK	With this option higher JTAG speeds can be reached. The TDO signal will be sampled by the RTCK signal. This compensates the debugger-internal driver propagation delays, the delays on the cable and on the target (Compensation by RTCK). This feature requires that the target sends back the TCK signal onto the RTCK signal. In contrast to the RTCK option, the TCK is always output with the selected, fixed frequency.

SYStem.LOCK

Format:

SYStem.LOCK [ON | OFF]

Default: OFF.

If the system is locked, no access to the JTAG port will be performed by the debugger. While locked the JTAG connector of the debugger is tristated. The intention of the **SYStem.LOCK** command is, for example, to give JTAG access to another tool. The process can also be automated, see **SYStem.CONFIG TriState**.

It must be ensured that the state of the RISC-V DTM JTAG state machine remains unchanged while the system is locked. To ensure correct hand-over, the options **SYStem.CONFIG TAPState** and **SYStem.CONFIG TCKLevel** must be set properly. They define the TAP state and TCK level which is selected when the debugger switches to tristate mode.

Format:	SYStem.MemAccess <method></method>
<method>:</method>	Denied SB StopAndGo

Default: Denied.

This command defines if and how memory can be accessed with the "D:" and "P:" access classes while the CPU is **running**.

NOTE: This command only takes effect while the CPU is *running*. For memory access while the CPU is stopped, see SYStem.MemAccessStop.

A prerequisite for run-time access with the "D:" and "P:" access classes is that they are combined with the access class prefix "E".

An "ED:" or "EP:" access can make a run-time access according to the setting of this command. A "D:" or "P:" access (without "E" prefix") however will always *deny* run-time access, independent of the setting of this command.

Although the CPU is not halted, run-time memory access creates an additional load on the CPU's internal data bus.

If **SYStem.MemAccess** is not **Denied**, it is possible to read from memory, to write to memory and to set software breakpoints while the CPU is running. For more information, see **SYStem.CpuBreak** and **SYStem.CpuSpot**.

AHB, AXI, SB,	Depending on which memory buses are available on the chip, the run-time memory access is done through the specified bus.
Denied	No memory access is possible while the CPU is running.
StopAndGo	Temporarily halts the core(s) to perform the memory access. Each stop takes some time depending on the speed of the JTAG port, the number of the assigned cores, and the operations that should be performed. For more information, see below.

If **SYStem.MemAccess StopAndGo** is set, it is possible to read from memory, to write to memory and to set software breakpoints while the CPU is executing the program. To make this possible, the program execution is shortly stopped by the debugger. Each stop takes some time depending on the speed of the JTAG port and the operations that should be performed. A white S against a red background in the TRACE32 state line warns you that the program is no longer running in real-time:



To update specific windows that display memory or variables while the program is running, select the memory class **E:** or the format option **%E**.

Data.dump **E:**0x100 Var.View **%E** first

Format:	SYStem.MemAccessStop <method></method>
<method>:</method>	AUTO AAM PROGBUF SB

Default: AUTO.

This command defines the memory access method with the "D:" and "P:" access classes while the CPU is **stopped**.

NOTE:	This command only takes effect while the CPU is <i>stopped</i> . For memory access
	while the CPU is running, see SYStem.MemAccess .

Αυτο	Automatically choose the most suitable memory access method among the methods that are supported by the target.
ААМ	Use the 'access memory' abstract command of the RISC-V Debug Module.
PROGBUF	Use program buffer execution via the RISC-V Debug Module.
SB	Use the 'system bus access' block of the RISC-V Debug Module.

If the **AUTO** method is configured, then the method that got automatically selected by the debugger can be seen as soon as the debugger has performed at least one successful memory access. To see the selected method, type "*SYStem.MemAccessStop*" (with whitespace at the end) into the TRACE32 command line. The method should appear in the status line below the command line:

B::SYStem.MemAccessStop		-
SYStem.MemAccessStop is	AUTO	> PROGBUF

Format:	SYStem.Mode <mode> SYStem.Attach (alias for SYStem.Mode Attach) SYStem.Down (alias for SYStem.Mode Down) SYStem.Up (alias for SYStem.Mode Up)</mode>
<mode>:</mode>	Down Prepare Go Attach StandBy Up
Down (default)	Disables the debugger. The state of the CPU remains unchanged. The JTAG port is tristated.
Prepare	Initializes a debug connection. The debugger does initialize the debug IP, but it does <i>not</i> perform any interaction with the CPU.
	This debug mode is used if the CPU shall not be debugged or if it shall be bypassed. The debugger can still access the memory, e.g. via direct system bus access. However, any operation that could alter the CPU state or would require CPU interaction (such as starting or stopping the CPU, accessing memory via the CPU, or accessing GPR/CSR registers) is not possible in this debug mode.
Go	Initializes a debug connection, resets the target (see SYStem.Option.ResetMode) and lets the CPU run from its reset vector.
Attach	Initializes a debug connection. The debugger does <i>not</i> reset the CPU and does <i>not</i> interact with the CPU in any intrusive way. Consequently the CPU stays running if it was running, or stays stopped if it was stopped.

StandBy	Keeps the target in reset via the JTAG reset line and waits until power is detected on the JTAG port. For a reset, the SRST reset line has to be connected to the debug connector.
	Once power has been detected, the debugger initializes the debug connection, briefly halts the CPU at the reset vector, restores as many debug registers as possible (e.g. on-chip breakpoints, trace control) and resumes the CPU from the reset vector to start the program execution.
	When a CPU power-down is detected, the debugger switches automatically back to the StandBy mode. This allows debugging of a power cycle because debug registers will be restored on power-up.
	NOTE : Since this mode requires SRST to be asserted right from the beginning of the connect sequence, this mode is only applicable in combination with SYStem.Option.ResetMode SRST2 .
	NOTE : This method only works under very specific circumstances. A more recommended and less error-prone method to handle a core power-down is described in chapter "Hart State: Unavailable".
Up	Initializes a debug connection, resets the target (see SYStem.Option.ResetMode) and stops the CPU at its reset vector.

SYStem.state

Display SYStem.state window

Format: SYStem.state

Displays the SYStem.state window for system settings that configure debugger and target behavior.

SYStem.Option.Address32

Define address format display

Format:	SYStem.Option.Address32 [ON OFF AUTO NARROW]	
Default: AUTO.		
Selects the number o	f displayed address digits in various windows, e.g. List.auto or Data.dump.	
ON	Display all addresses as 32-bit values. 64-bit addresses are truncated.	
OFF	Display all addresses as 64-bit values.	
AUTO	Number of displayed digits depends on address size.	
NARROW	32-bit display with extendible address field.	

SYStem.Option.AHBHPROT

Select AHB-AP HPROT bits

Format:	SYStem.Option.AHBHPROT <value></value>
Default: 0	

Selects the value used for the HPROT bits in the Control Status Word (CSW) of an AHB Access Port of a DAP, when using the AHB: memory class.

This option is only meaningful if the chip contains an Arm CoreSight DAP.

SYStem.Option.AXIACEEnable

ACE enable flag of the AXI-AP

Format:

SYStem.Option.AXIACEEnable [ON | OFF]

Default: OFF.

Enables ACE transactions on the DAP AXI-AP, including barriers. This does only work if the debug logic of the target CPU implements coherent AXI accesses. Otherwise this option will be without effect.

This option is only meaningful if the chip contains an Arm CoreSight DAP.

SYStem.Option.AXICACHEFLAGS

Configure AXI-AP cache bits

Format:	SYStem.Option.AXICACHEFLAGS <value></value>
<value>:</value>	DeviceSYStem NonCacheableSYStem ReadAllocateNonShareable ReadAllocateInnerShareable ReadAllocateOuterShareable WriteAllocateNonShareable WriteAllocateInnerShareable WriteAllocateOuterShareable ReadWriteAllocateInnerShareable ReadWriteAllocateInnerShareable ReadWriteAllocateOuterShareable
	ReadWriteAllocateInnerShareable

Default: DeviceSYStem (=0x30: Domain=0x3, Cache=0x0)

This option configures the value used for the Cache and Domain bits in the Control Status Word (CSW[27:24]->Cache, CSW[14:13]->Domain) of an AXI Access Port of a DAP, when using the AXI: memory class.

The below offered selection options are all non-bufferable. Alternatively you can enter a <value>, where value[5:4] determines the Domain bits and value[3:0] the Cache bits.

DeviceSYStem	=0x30: Domain=0x3, Cache=0x0
NonCacheableSYStem	=0x32: Domain=0x3, Cache=0x2
ReadAllocateNonShareable	=0x06: Domain=0x0, Cache=0x6
ReadAllocateInnerShareable	=0x16: Domain=0x1, Cache=0x6
ReadAllocateOuterShareable	=0x26: Domain=0x2, Cache=0x6
WriteAllocateNonShareable	=0x0A: Domain=0x0, Cache=0xA
WriteAllocateInnerShareable	=0x1A: Domain=0x1, Cache=0xA
WriteAllocateOuterShareable	=0x2A: Domain=0x2, Cache=0xA
ReadWriteAllocateNonShareable	=0x0E: Domain=0x0, Cache=0xE
ReadWriteAllocateInnerShareable	=0x1E: Domain=0x1, Cache=0xE
ReadWriteAllocateOuterShareable	=0x2E: Domain=0x2, Cache=0xE

SYStem.Option.AXIHPROT

Select AXI-AP HPROT bits

Format:

SYStem.Option.AXIHPROT <value>

Default: 0

This option selects the value used for the HPROT bits in the Control Status Word (CSW) of an AXI Access Port of a DAP, when using the AXI: memory class.

This option is only meaningful if the chip contains an Arm CoreSight DAP.

Format: SYStem.Option.DAPDBGPWRUPREQ [ON | AlwaysON | OFF]

Default: ON.

This option controls the DBGPWRUPREQ bit of the CTRL/STAT register of the Debug Access Port (DAP) before and after the debug session. Debug power will always be requested by the debugger on a debug session start because debug power is mandatory for debugger operation.

AlwaysON	Debug power is requested by the debugger on a debug session start, and the control bit is set to 1. The debug power is not released at the end of the debug session, and the control bit is set to 0.
OFF	Only for test purposes: Debug power is not requested and not checked by the debugger. The control bit is set to 0.
ON	Debug power is requested by the debugger on a debug session start, and the control bit is set to 1. The debug power is released at the end of the debug session, and the control bit is set to 0.

Use case:

Imagine an AMP session consisting of at least of two TRACE32 PowerView GUIs, where one GUI is the master and all other GUIs are slaves. If the master GUI is closed first, it releases the debug power. As a result, a debug port fail error may be displayed in the remaining slave GUIs because they cannot access the debug interface anymore.

To keep the debug interface active, it is recommended that **SYStem.Option.DAPDBGPWRUPREQ** is set to **AlwaysON**.

This option is only meaningful if the chip contains an Arm CoreSight DAP.

SYStem.Option.DAPNOIRCHECK

No DAP instruction register check

Format:

SYStem.Option.DAPNOIRCHECK [ON | OFF]

Default: OFF.

Bug fix for derivatives which do not return the correct pattern on a DAP (Arm CoreSight Debug Access Port) instruction register (IR) scan. When activated, the returned pattern will not be checked by the debugger.

SYStem.Option.DAPREMAP

Rearrange DAP memory map

Format: SYStem.Option.DAPREMAP {<address range> <address>}

The Debug Access Port (DAP) can be used for memory access during runtime. If the mapping on the DAP is different than the processor view, then this re-mapping command can be used

NOTE:	Up to 16 < <i>address_range>/<address></address></i> pairs are possible. Each pair has to contain an address range followed by a single address.
-------	---

This option is only meaningful if the chip contains an Arm CoreSight DAP.

SYStem.Option.DAPSYSPWRUPREQ

Force system power in DAP

```
Format:
```

SYStem.Option.DAPSYSPWRUPREQ [AlwaysON | ON | OFF]

Default: ON.

This option controls the SYSPWRUPREQ bit of the CTRL/STAT register of the Debug Access Port (DAP) during and after the debug session.

AlwaysON	System power is requested by the debugger on a debug session start, and the control bit is set to 1. The system power is not released at the end of the debug session, and the control bit remains at 1.
OFF	System power is not requested by the debugger on a debug session start, and the control bit is set to 0.
ON	System power is requested by the debugger on a debug session start, and the control bit is set to 1. The system power is released at the end of the debug session, and the control bit is set to 0.

This option is only meaningful if the chip contains an Arm CoreSight DAP.

Format:	SYStem.Option.DEBUGPORTOptions <option></option>
<option>:</option>	SWITCHTOSWD.[TryAll None JtagToSwd LuminaryJtagToSwd Dor- mantToSwd JtagToDormantToSwd] SWDTRSTKEEP.[DEFault LOW HIGH]

Default: SWITCHTOSWD.TryAll, SWDTRSTKEEP.DEFault.

See Arm CoreSight manuals to understand the used terms and abbreviations and what is going on here.

SWITCHTOSWD tells the debugger what to do in order to switch the debug port to serial wire mode:

TryAll	Try all switching methods in the order they are listed below. This is the default. Normally it does not hurt to try improper switching sequences. Therefore this succeeds in most cases.
None	There is no switching sequence required. The SW-DP is ready after power-up. The debug port of this device can only be used as SW-DP.
JtagToSwd	Switching procedure as it is required on SWJ-DP without a dormant state. The device is in JTAG mode after power-up.
LuminaryJtagToSwd	Switching procedure as it is required on devices from LuminaryMicro. The device is in JTAG mode after power-up.
DormantToSwd	Switching procedure which is required if the device starts up in dormant state. The device has a dormant state but does not support JTAG.
JtagToDormantToSwd	Switching procedure as it is required on SWJ-DP with a dormant state. The device is in JTAG mode after power-up.

SWDTRSTKEEP tells the debugger what to do with the nTRST signal on the debug connector during serial wire operation. This signal is not required for the serial wire mode but might have effect on some target boards, so that it needs to have a certain signal level.

DEFault	Use nTRST the same way as in JTAG mode which is typically a low-pulse on debugger start-up followed by keeping it high.
LOW	Keep nTRST low during serial wire operation.
HIGH	Keep nTRST high during serial wire operation

This option is only meaningful if the chip contains an Arm CoreSight DAP.

[build 150897 - DVD 09/2022]

Format: SYStem.Option.DMACTiveRESet [ON | OFF]

Default: ON

If ON, the debugger will reset the RISC-V debug module via its *dmcontrol.dmactive* bit, before using it for the first time. This is usually done while connecting to the target.

If OFF, the debugger will not reset the RISC-V debug module via its *dmcontrol.dmactive* bit, before using it for the first time. Instead, it will only set the bit to high (if it is not high already).

SYStem.Option.EnReset Allow the debugger to drive nRESET (nSRST)

[SYStem.state window> EnReset]

Format:	SYStem.Option.EnReset <sub_cmd> (removed)</sub_cmd>
<sub_cmd>:</sub_cmd>	ON (removed) Use SYStem.Option.ResetMode SRST instead
	OFF (removed) Use SYStem.Option.ResetMode NDMRST instead

NOTE: Since release R.2021.02 this command is no longer available for the RISC-V debugger. Please refer to its replacement, **SYStem.Option.ResetMode**.

Default: ON.

If this option is OFF the debugger will never drive the nRESET (nSRST) line on the JTAG connector. This is necessary if nRESET (nSRST) is no open collector or tristate signal. Instead, during a **SYStem.Up**, the debugger will only assert a soft system reset via the "non-debug module reset" bit (*ndmreset*) of the *dmcontrol* register.

Format: SYStem.Option.HARVARD [ON | OFF]

Default: OFF.

This option must be disabled if the RISC-V target does *not* use a Harvard memory model, i.e. if the target does *not* have physically separate storage and signal pathways for program and data memory.

This option must be enabled if the RISC-V target does use a Harvard memory model.

SYStem.	Option	.HoldReset
---------	---------------	------------

Set reset duration time

Format:	SYStem.Option.HoldReset <time></time>
<time>:</time>	1us 10s

Default: 50ms.

Set the minimum time the debugger holds the reset active, before either deasserting the reset or continuing with other operations such as debug register accesses (whichever occurs first).

This affects the sequences of **SYStem.Up** and **SYStem.Mode.Go**.



In case of **SYStem.Mode.StandBy**, this command affects the wait time starting after detection of the target power-on (during which SRST is already asserted).

Format:

SYStem.Option.IMASKASM [ON | OFF]

Default: OFF.

If enabled, the 'Step Interrupt Enable Bit' (dcsr.stepie) will be cleared during assembler single-step operations (**Step.Asm**). No interrupt routines will be executed during assembler single-step operations.

If disabled, the 'Step Interrupt Enable Bit' (dcsr.stepie) will be set during assembler single-step operations (**Step.Asm**). Interrupt routines will be executed during assembler single-step operations.

NOTE:	Some RISC-V hardware implementations may have hardwired the dcsr.stepie
	bit to zero.

SYStem.Option.IMASKHLL Disable interrupts while HLL single stepping

Format:

SYStem.Option.IMASKHLL [ON | OFF]

Default: OFF.

If enabled, the interrupt enable bits of the CPU (mstatus.MIE/SIE/UIE) will be cleared during HLL single-step operations (Step.HII or Step.Over). No interrupt routines will be executed during HLL single-step operations. After the HLL single-step, the interrupt enable bits are restored to their original values before the step.

If disabled, the debugger does not modify the interrupt enable bits of the CPU during HLL single-step operations.

SYStem.Option.IrWidthDETECTION

Disable JTAG IR width detection

[build 171438 - DVD 09/2024]

Format:

SYStem.Option.IrWidthDETECTION [ON | OFF]

Default: ON.

If OFF, the debugger disables the sanity check for detecting the JTAG IR width of the debug TAP.

extensions

[build 164710]

Format:	SYStem.Option.IsaEXTension. <extension> [AUTO ON OFF]</extension>
<extension>:</extension>	D ZCM

This command makes the debugger aware of the ISA extensions implemented in the current RISC-V hart under debug. This may be needed when optional RISC-V ISA extensions reuse instruction opcodes from other extensions and the debugger has no other means to resolve an opcode into the correct instruction. Usually the debugger can detect which ISA extensions the current RISC-V hart under debug supports. But if that is not the case, this command can be used to enable/disable the debugger's support for it.

Αυτο	Enables the debugger's auto detection for the given ISA extension.
ON	Enable the support for the given ISA extension. This prevents the debugger's auto detection mechanism.
OFF	Disable the support for the given ISA extension. This prevents the debugger's auto detection mechanism.

NOTE:	The support for some RISC-V ISA extensions might not be settable when there
	are conflicts with another extension that is already set.

SYStem.Option.KeepAlive

Keep hart available for debugger

[build 145331 - DVD 09/2022]

Format:

SYStem.Option.KeepAlive [ON | OFF]

Default: ON.

Sets or clears the **KEEPALIVE** bit of the RISC-V hart.

The 'keepalive' bit suggests that the hardware should attempt to keep the hardware thread (hart) available for the debugger, e.g. by keeping it from entering a low-power state once powered on. Even if the bit is implemented by the hardware, the hardware might not be able to keep a hart available.

SYStem.Option.MMUSPACES

Separate address spaces by space IDs

Format:	SYStem.Option.MMUSPACES [ON OFF]
	SYStem.Option.MMUspaces [ON OFF] (deprecated)
	SYStem.Option.MMU [ON OFF] (deprecated)

Default: OFF.

Enables the use of space IDs for logical addresses to support multiple address spaces.

For an explanation of the TRACE32 concept of address spaces (zone spaces, MMU spaces, and machine spaces), see "TRACE32 Concepts" (trace32_concepts.pdf).

NOTE:	SYStem.Option.MMUSPACES should not be set to ON if only one translation table is used on the target.
	If a debug session requires space IDs, you must observe the following sequence of steps:
	1. Activate SYStem.Option.MMUSPACES.
	2. Load the symbols with Data.LOAD.
	Otherwise, the internal symbol database of TRACE32 may become inconsistent.

Examples:

```
;Dump logical address 0xC00208A belonging to memory space with
;space ID 0x012A:
Data.dump D:0x012A:0xC00208A
;Dump logical address 0xC00208A belonging to memory space with
;space ID 0x0203:
Data.dump D:0x0203:0xC00208A
```

	Format:	SYStem.Option.ResetDetection <method></method>
	<method>:</method>	nSRST None
Default: nSRST		
Selects the method how an external target reset can be detected by the debugger.		
	nSRST	Detects a reset if nSRST (nRESET) line on the debug connector is pulled low.

None Detection of external resets is disabled.

SYStem.Option.ResetMode

Select reset method

Format:	SYStem.Option.ResetMode <method></method>
<method>:</method>	SRST SRST2 NDMRST HartRST

Default: SRST.

Configures the reset method used by SYStem.Up and SYStem.Mode Go.

SRST	System reset via the SRST signal of the JTAG connector. This signal is sometimes also called nSRST, RST or RESET. SRST is asserted directly before the halt request. See paragraph ResetMode SRST for details. This reset method is only allowed for SYStem.CONFIG.Slave OFF .
SRST2	System reset via the SRST signal of the JTAG connector. This signal is sometimes also called nSRST, RST or RESET. SRST is asserted before the first debug register access. See paragraph ResetMode SRST2 for details. This reset method is only allowed for SYStem.CONFIG.Slave OFF .

NDMRST	System reset via the 'ndmreset' bit of the 'dmcontrol' debug register in the RISC-V Debug Module. See paragraph ResetMode NDMRST for details. This reset method is only allowed for SYStem.CONFIG.Slave OFF .
HartRST	Hardware thread (hart) reset via the 'hartreset' bit of the 'dmcontrol' debug register in the RISC-V Debug Module. Resets all harts that are currently selected via CORE.ASSIGN. See paragraph ResetMode HartRST for details. This reset method is possible for both, SYStem.CONFIG.Slave OFF and SYStem.CONFIG.Slave ON.

The behavior of the respective reset method can be further influenced by the following configuration options:

- SYStem.Option.HoldReset
- SYStem.Option.WaitReset

ResetMode SRST

The sequence of SYStem.Up with SYStem.Option.ResetMode SRST looks as follows:



The above debug register access sequence labeled with 'halt' does only contain accesses to the 'dmcontrol' debug register.

The test-logic-reset via nTRST can be configured by SYStem.Option.TRST.
The sequence of SYStem.Up with SYStem.Option.ResetMode SRST2 looks as follows:



The above debug register access sequence labeled with 'DM initialization' (Debug Module initialization) can contain accesses to any arbitrary debug register. That is why this sequence should only be used if the target allows debugger access to all debug registers while SRST is asserted.

The test-logic-reset via nTRST can be configured by SYStem.Option.TRST.

ResetMode NDMRST

The sequence of SYStem.Up with SYStem.Option.ResetMode NDMRST looks as follows:



The above debug register access sequence labeled with 'halt' does only contain accesses to the 'dmcontrol' debug register.

The test-logic-reset via nTRST can be configured by SYStem.Option.TRST.

The sequence of SYStem.Up with SYStem.Option.ResetMode HartRST looks as follows:



The above debug register access sequence labeled with 'halt' does only contain accesses to the 'dmcontrol' debug register.

The test-logic-reset via nTRST can be configured by SYStem.Option.TRST.

SYStem.Option.SOFTLONG Use 32-bit access to set SW breakpoints

Format: SYStem.Option.SOFTLONG [ON OFF]

Default: OFF.

Instructs the debugger to only use 32-bit accesses to patch the code of software breakpoints.

NOTE: If the debugger should be restricted to only use 32-bit accesses for any kind of memory access (not only for software breakpoints), then please see the command MAP.BUS32 instead.

Format:	SYStem.Option.SYSDownACTion <action></action>
<action>:</action>	NONE DCSRRST

Default: NONE.

Defines the action that shall be taken when a **SYStem.Down** is performed.

The respective action, however, will *not* be executed if the debugger performs an automated **SYStem.Down** after an error situation.

NONE No action.

DCSRRSTReset certain bits of the Debug Control and Status Register (DCSR) of
the core under debug to their respective default values. This does not
affect the dcsr.prv bits or bitfields with implementation-specific reset
values ("preset reset values").
This action can be intrusive, as it may be necessary to temporarily halt
the core in order to access the register.

SYStem.Option.TRST

Allow debugger to drive TRST

[SYStem.state window > TRST]

Format:

SYStem.Option.TRST [ON | OFF]

Default: ON.

If this option is disabled, the nTRST line is never driven by the debugger (permanent high).

If this option is enabled, the debugger *may* make a test-logic-reset via nTRST during the connect sequence to the target.

Independent of whether this option is ON or OFF, the debugger's connect sequence may contain other mechanisms for test-logic-reset or test-logic initialization (for example in case of JTAG debugging, the sequence may additionally contain five consecutive TMS pulses to reset the JTAG TAP).

Format:	SYStem.Option.WaitReset <time></time>
<time>:</time>	1us 10s

Default: 50ms.

Set the time that the debugger will wait after deassertion of a reset, e.g. during **SYStem.Up** or **SYStem.Mode.Go**.

Before the wait time is over, the debugger will *not* perform any other target interactions such as JTAG shifts or debug register accesses.



[Example]

Format:

SYStem.Option.ZoneSPACES [ON | OFF]

Default: OFF.

The **SYStem.Option.ZoneSPACES** command must be set to **ON** if separate symbol sets are used for the following RISC-V modes:

- Machine mode (access classes M:, MD:, and MP:)
- Supervisor mode (S:, SD:, and SP:) and
- User mode (access classes U:, UD,: and UP:)

RISC-V has two CPU mode dependent address spaces. Within TRACE32, these two CPU mode dependent address spaces are referred to as zones:

- In Machine mode, no address translation is performed. TRACE32 treats the Machine mode as one zone.
- In Supervisor mode as well as in User mode, addresses are translated by the hardware MMU. Both modes share the same address space because they use the same translation. Thus, TRACE32 treats both Supervisor mode and User mode as one single zone.

Due to the different address translation in these modes, different code and data can be visible on the same logical address.

NOTE: For an explanation of the TRACE32 concept of address spaces (zone spaces MMU spaces, and machine spaces), see "TRACE32 Concepts" (trace32_concepts.pdf).	
--	--

OFF	TRACE32 does not separate symbols by access class. Loading two or more symbol sets with overlapping address ranges will result in unpredictable behavior. Loaded symbols are independent of the CPU mode.
ON	Separate symbol sets can be loaded for each zone, even with overlapping address ranges. Loaded symbols are specific to one of the CPU zones.

SYStem.Option.ZoneSPACES ON

SYStem.Option.ZoneSPACES is set to **ON** if the user wants to debug code which is executed in Supervisor or User mode, such as a operating system, and code which is executed in Machine mode, such as exception handlers.

If **SYStem.Option.ZoneSPACES** is **ON**, TRACE32 enforces any memory address specified in a TRACE32 command to have an access class which clearly indicates to which zone the memory address belongs.

If an address specified in a command uses an anonymous access class such as D:, P: or C:, the access class of the current PC context is used to complete the addresses' access class.

If a symbol is referenced by name, the associated access class of its zone will be used automatically, so that the memory access is done within the correct CPU mode context. As a result, the symbol's logical address will be translated to the physical address with the correct MMU translation table.

Example:

SYStem.Option.ZoneSPACES ON

; 1. Load a Linux image to Supervisor mode

; (access classes S:, SP: and SD: are used for the symbols of Linux. ; access classes U:, UP: and UD: are used for User mode applications): Data.LOAD.ELF vmlinux S:0x0 /NoCODE

; 2. Load a secure driver image to Machine mode: ; (access classes M:, MP: and MD: are used for the symbols): Data.LOAD.ELF secdriver M:0x0 /NoCODE

MMU.DUMP

Page wise display of MMU translation table

Format:	MMU.DUMP [<range> <address> <range> <root> <address> <root>]</root></address></root></range></address></range>
:	PageTable KernelPageTable TaskPageTable <task_magic> <task_id> <task_name> <space_id>:0x0 <cpu_specific_tables></cpu_specific_tables></space_id></task_name></task_id></task_magic>

Displays the contents of the CPU specific MMU translation table.

- If called without parameters, the complete table will be displayed.
- If the command is called with either an address range or an explicit address, table entries will only be displayed if their **logical** address matches with the given parameter.

<root></root>	The <i><root></root></i> argument can be used to specify a page table base address deviating from the default page table base address. This allows to display a page table located anywhere in memory.
<range> <address></address></range>	Limit the address range displayed to either an address range or to addresses larger or equal to <i><address></address></i> . For most table types, the arguments <i><range></range></i> or <i><address></address></i> can also be used to select the translation table of a specific process if a space ID is given.
PageTable	 Displays the entries of an MMU translation table. if <i><range></range></i> or <i><address></address></i> have a space ID: displays the translation table of the specified process else, this command displays the table the CPU currently uses for MMU translation.

KernelPageTable	Displays the MMU translation table of the kernel. If specified with the MMU.FORMAT command, this command reads the MMU translation table of the kernel and displays its table entries.
TaskPageTable <task_magic> <task_id> <task_name> <space_id>:0x0</space_id></task_name></task_id></task_magic>	 Displays the MMU translation table entries of the given process. Specify one of the TaskPageTable arguments to choose the process you want. In MMU-based operating systems, each process uses its own MMU translation table. This command reads the table of the specified process, and displays its table entries. For information about the first three parameters, see "What to know about the Task Parameters" (general_ref_t.pdf). See also the appropriate OS Awareness Manuals.

CPU specific Tables in MMU.DUMP

SupervisorPageTa- ble	Displays the page table of modi S:/U:, based on register SATP.
VirtSupervisorPag- eTable	Displays the page table of modi VS:/VU:, based on register VSATP. Note that in case G-stage (stage 2) is disabled (bare mode), VS:/VU: addresses will directly be translated to physical addresses (A:) instead of guest physical/intermediate physical addresses I:.
IntermedPageTable	Displays the G-stage page table (stage 2), translating guest physical/intermediate physical addresses I: to physical addresses A:. Based on register HGATP.

Format:	MMU.List [<range> <address> <range> <root> <address> <root>] [/<option>]</option></root></address></root></range></address></range>
:	PageTable KernelPageTable TaskPageTable <task_magic> <task_id> <task_name> <space_id>:0x0 <cpu_specific_tables></cpu_specific_tables></space_id></task_name></task_id></task_magic>
<option>:</option>	MACHINE <machine_magic> <machine_id> <machine_name> Fulltranslation</machine_name></machine_id></machine_magic>

Lists the address translation of the CPU-specific MMU table.

In contrast to **MMU.DUMP**, multiple consecutive page table entries with identical page attributes are listed as a single line, showing the total mapped address range.

- If called without address or range parameters, the complete table will be displayed.
- If called without a table specifier, this command shows the debugger-internal translation table. See **TRANSlation.List**.
- If the command is called with either an address range or an explicit address, table entries will only be displayed if their **logical** address matches with the given parameter.

<root></root>	The <i><root></root></i> argument can be used to specify a page table base address deviating from the default page table base address. This allows to display a page table located anywhere in memory.
<range> <address></address></range>	Limit the address range displayed to either an address range or to addresses larger or equal to <i><address></address></i> . For most table types, the arguments <i><range></range></i> or <i><address></address></i> can also be used to select the translation table of a specific process or a specific machine if a space ID and/or a machine ID is given.
PageTable	 Lists the entries of an MMU translation table. if <i><range></range></i> or <i><address></address></i> have a space ID and/or machine ID: list the translation table of the specified process and/or machine else, this command lists the table the CPU currently uses for MMU translation.
KernelPageTable	Lists the MMU translation table of the kernel. If specified with the MMU.FORMAT command, this command reads the MMU translation table of the kernel and lists its address translation.

TaskPageTable <task_magic> <task_id> <task_name> <space_id>:0x0</space_id></task_name></task_id></task_magic>	 Lists the MMU translation of the given process. Specify one of the TaskPageTable arguments to choose the process you want. In MMU-based operating systems, each process uses its own MMU translation table. This command reads the table of the specified process, and lists its address translation. For information about the first three parameters, see "What to know about the Task Parameters" (general_ref_t.pdf). See also the appropriate OS Awareness Manuals.
<option></option>	For description of the options, see MMU.DUMP.

CPU specific Tables for MMU.List

Supervisor- PageTable	Lists the page table of modi S:/U:, based on register SATP.
VirtSupervisor- PageTable	Lists the page table of modi VS:/VU:, based on register VSATP. Note that in case G-stage (stage 2) is disabled (bare mode), VS:/VU: addresses will directly be translated to physical addresses (A:) instead of guest physical/intermediate physical addresses I:.
IntermedPageTable	Lists the G-stage page table (stage 2), translating guest physical/intermediate physical addresses I: to physical addresses A:. Based on register HGATP.

MMU.SCAN

Format:	MMU.SCAN [<range> <address>]</address></range>
:	PageTable KernelPageTable TaskPageTable <task_magic> <task_id> <task_name> <space_id>:0x0 ALL [Clear] <cpu_specific_tables></cpu_specific_tables></space_id></task_name></task_id></task_magic>

Loads the CPU-specific MMU translation table from the CPU to the debugger-internal static translation table.

- If called without parameters, the complete page table will be loaded. The list of static address translations can be viewed with TRANSlation.List.
- If the command is called with either an address range or an explicit address, page table entries will only be loaded if their **logical** address matches with the given parameter.

Use this command to make the translation information available for the debugger even when the program execution is running and the debugger has no access to the page tables and TLBs. This is required for the real-time memory access. Use the command **TRANSlation.ON** to enable the debugger-internal MMU table.

PageTable	 Loads the entries of an MMU translation table and copies the address translation into the debugger-internal static translation table. if <i><range></range></i> or <i><address></address></i> have a space ID: loads the translation table of the specified process else, this command loads the table the CPU currently uses for MMU translation.
-----------	--

KernelPageTable	Loads the MMU translation table of the kernel. If specified with the MMU.FORMAT command, this command reads the table of the kernel and copies its address translation into the debugger-internal static translation table.
TaskPageTable <task_magic> <task_id> <task_name> <space_id>:0x0</space_id></task_name></task_id></task_magic>	 Loads the MMU address translation of the given process. Specify one of the TaskPageTable arguments to choose the process you want. In MMU-based operating systems, each process uses its own MMU translation table. This command reads the table of the specified process, and copies its address translation into the debugger-internal static translation table. For information about the first three parameters, see "What to know about the Task Parameters" (general_ref_t.pdf). See also the appropriate OS Awareness Manual.
ALL [Clear]	Loads all known MMU address translations. This command reads the OS kernel MMU table and the MMU tables of all processes and copies the complete address translation into the debugger- internal static translation table. See also the appropriate OS Awareness Manual . Clear: This option allows to clear the static translations list before reading it from all page translation tables.

<range></range>	The address range of the page table which will be scanned for valid entries.
<address></address>	The start address from which the page table will be scanned for valid entries. The end address for the scan is <i><address></address></i> + <i><scan_range></scan_range></i> <i><scan_range></scan_range></i> is explained below.

If neither <range> nor <address> are specified, the page table will be scanned from 0 to <scan_range>

<scan_range> depends on the selected or auto-detected MMU format.

- MMU format **SV32**: <*scan_range*> = 2³² 1
- MMU format **SV39**: <*scan_range*> = 2³⁹ 1
- MMU format **SV48**: <*scan_range*> = 2⁴⁸ 1
- MMU format **SV57**: *<scan_range>* = 2⁵⁷ 1

SupervisorPageTa- ble	Loads the page table of modi S:/U:, based on register SATP.
VirtSupervisorPag- eTable	Loads the page table of modi VS:/VU:, based on register VSATP. Note that in case G-stage (stage 2) is disabled (bare mode), VS:/VU: addresses will directly be translated to physical addresses (A:) instead of guest physical/intermediate physical addresses I:.
IntermedPageTable	Loads the G-stage page table (stage 2), translating guest physical/intermediate physical addresses I: to physical addresses A:. Based on register HGATP.

The **TrOnchip** command group is not available for the RISC-V debugger and trace.

Command Reference: RVATBBRIDGE Commands

RVATBBRIDGE.<sub_cmd>

Control RISC-V trace ATB bridge

Format:	RVATBBRIDGE. <sub_cmd></sub_cmd>
<sub_cmd>:</sub_cmd>	TraceID AUTO <trace_id> RESet</trace_id>

The command **RVATBBridge**.<*sub_cmd*> controls a RISC-V Trace ATB Bridge as defined in the official RISC-V Trace Control Interface Specification.

The RISC-V trace ATB bridge is necessary in order to send trace data from a RISC-V trace infrastructure (compliant to the RISC-V Trace Control Interface Specification) to an ATB bus. For basic configuration of this IP block, refer to the **SYStem.CONFIG.RVATBBRIDGE** command group.

NOTE: You must make all necessary configurations for the SYStem.CONFIG.RVATBBRIDGE.<sub_cmd> command group, before you can use the RVATBBRIDGE command group.

The following subcommands are possible for **RVATBBRIDGE**.<sub_cmd>:

TraceID	Configure the ATB ID / ATID of the RISC-V Trace ATB Bridge that is used on the ATB bus that it is connected to.
RESet	Reset settings of RVATBBRIDGE to default.

RVPIB.<sub_cmd>

Control RISC-V pin interface block

Format:	RVPIB. <sub_cmd></sub_cmd>
<sub_cmd>:</sub_cmd>	CLocKDIVider <divider> PortMode <mode> PortSize <size> RESet</size></mode></divider>

The command **RVPIB.**<*sub_cmd*> controls a RISC-V Pin Interface Block (PIB) as defined in the official RISC-V Trace Control Interface Specification.

The RISC-V PIB block is a trace sink with an off-chip trace interface. For basic configuration of this IP block, refer to the **SYStem.CONFIG.RVPIB** command group.

NOTE:	You must make all necessary configurations for the SYStem.CONFIG.RVPIB. <sub_cmd> command group, before you can use the</sub_cmd>
	RVPIB command group.

The following subcommands are possible for **RVPIB.**<*sub_cmd>*:

RESet	Reset settings of RVPIB.state window to default.
	This command is only applicable if RVPIB.PortMode Parallel is configured.
	Possible parallel port <i><size></size></i> options are: 1, 2, 4 or 8.
PortSize <size></size>	Configure the number of <i>TRC_DATA</i> data signals for parallel trace transmission mode.
	Parallel : PIB is used as a parallel trace interface with a <i>TRC_CLK</i> clock signal and one or more <i>TRC_DATA</i> data signals. The number of the data signals is configured by the RVPIB.PortSize command.
PortMode <mode></mode>	Configure transmission mode of the PIB output port. Possible <i><mode></mode></i> parameter values are:
CLocKDIVider <divider></divider>	The clock of the off-chip trace output signal of the PIB module gets divided by the configured <i><divider></divider></i> value.

RVPIB.PortMode Parallel RVPIB.PortSize 8. RVPIB.CLocKDIVider 1.

Command Reference: RVETRACE (E-Trace)

The RVETRACE command group configures the control registers of all E-Trace encoder(s) that were previously configured via the **SYStem.CONFIG.RVETRACE** command group.

 NOTE:
 You must make all necessary configurations for the

 SYStem.CONFIG.RVETRACE.<sub_cmd> command group, before you can use the RVETRACE command group.

RVETRACE.OFF

Disable E-TRACE

Enable E-TRACE

Format:

RVETRACE.OFF

Disable tracing with an E-Trace trace encoder.

RVETRACE.ON

Format: RVETRACE.ON

Enable tracing with an E-Trace trace encoder.

RVETRACE.Register

Show trace control registers

Format: RVETRACE.Register

Show the trace control registers of all trace IP blocks that are configured (e.g. E-Trace trace encoder(s), RISC-V trace funnel(s), trace sink(s)).

RVETRACE.RESet

Format:

RVETRACE.RESet

Reset and initialize the E-Trace trace encoder.

RVETRACE.TraceID Configure trace source ID of E-TRACE encoder

Format: RVETRACE.TraceID [AUTO | <id>]

Default: AUTO.

Configure the trace source ID that is associated with the E-Trace trace encoder(s). The trace source ID is used to identify and distinguish trace packets from multiple trace sources.

Depending on the trace setup, this trace ID can either be:

- Trace ID embedded in the Encapsulation Structure defined by the "RISC-V Unformatted Trace & Diagnostic Data Packet Encapsulation Specification": *srcID* field, configured via *trTeSrcID*. The width gets configured via *trTeSrcBits*.
- Trace ID that is part of an encapsulation trace transport layer (e.g. *ATID* of Arm CoreSight Trace Formatter Protocol).

Depending on the hardware, the trace ID width may either be configurable or hardcoded.

AUTO	The debugger automatically assigns suitable trace ID widths to each trace source.
<width></width>	Manually assign trace ID widths to each trace source.

RVETRACE.TimeStamps Enable / disable E-TRACE encoder timestamps

Format:

RVETRACE.TimeStamps [ON | OFF]

Enable or disable the generation of timestamps in the Encapsulation Structure defined by the "RISC-V Unformatted Trace & Diagnostic Data Packet Encapsulation Specification".

The **NEXUS** command group configures the control registers of all N-Trace trace encoder(s) that were previously configured via the **SYStem.CONFIG.NEXUS**.<*sub_cmd*> command group.

NOTE:You must make all necessary configurations for the
SYStem.CONFIG.NEXUS.<sub_cmd> command group, before you can use the
NEXUS command group.

NEXUS.ON

Power on N-Trace encoder

Format:

NEXUS.ON

Power on the N-Trace trace encoder.

NEXUS.OFF

Power off N-Trace encoder

Format: NEXUS.OFF

Power off the N-Trace trace encoder.

NEXUS.TimeStamps

Enable / disable N-Trace encoder timestamps

NEXUS.TimeStamps [ON | OFF] Format:

Enable or disable the generation of timestamps in the N-Trace messages of the N-Trace trace encoder.

Format: NEXUS.TraceID [AUTO | <id>]

Default: AUTO.

Configure the trace source ID that is associated with the N-Trace trace encoder(s). The trace source ID is used to identify and distinguish trace packets from multiple trace sources.

Depending on the trace setup, this trace ID can either be:

- Trace ID embedded in the N-Trace messages themselves: SRC field, configured via trTeSrcID.
- Trace ID that is part of the trace transport layer (e.g. *ATID* of Arm CoreSight Trace Formatter Protocol).

Depending on the hardware, the trace ID may either be configurable, hardcoded or permanently off.

Αυτο	The debugger automatically assigns unique trace IDs to each trace source.	
<id></id>	Manually assign trace IDs to each trace source.	

NEXUS.TraceIDWidth Configure trace source ID width of N-Trace encoder

(US.TraceIDWidth [AUTO < width>]	Format:
US.TraceIDWidth [AUTO < width>]	Format:

Default: AUTO.

Configure the width (in bits) of the trace source ID that is associated with the N-Trace trace encoder(s). The trace source ID is used to identify and distinguish trace packets from multiple trace sources.

Depending on the trace setup, this trace ID can either be:

- Trace ID embedded in the N-Trace messages themselves: *SRC* field, configured via *trTeSrcID*. The width gets configured via *trTeSrcBits*.
- Trace ID that is part of the trace transport layer (e.g. *ATID* of Arm CoreSight Trace Formatter Protocol).

Αυτο	The debugger automatically assigns suitable trace ID widths to each trace source.
<width></width>	Manually assign trace ID widths to each trace source.

NEXUS.Register

Show trace control registers

Show the trace control registers of all trace IP blocks that are configured (e.g. N-Trace trace encoder(s), RISC-V trace funnel(s), trace sink(s)).

	B::NEXUS.Register						- 🗆 🗾	3
	■ NEXUS/N-Trace tr	ace encode	er					^
	□ Trace Encoder	Registers						
	trTeControl	014180			N-Trace	trTeInstS	yncMax	
			trTeInhibi trTeInstTr		Yes Forbidden	trTeInstS ² trTeConte	xt	
			trTeEmpty trTeActive	-	Emitted Activated	trTeInstT	racing	
	trTeImpl	010101			0		colMajor	
	trTeInstFeatur	es 600002	CO trTeSrcBits	5	6 🗸 🗸 Ac	tivated prcID	Jor	
			trTeInstEn/ trTeInstEn		Enabled Disabled	trTeInstE	nRepeatedH nBranchPre	
	trTeInstFilter	s 000000	trTeInstEn	SequentíalJump lters[15]	Disabled 0	trTeInstN trTeInstF		
		5 000000	trTeInstFi	lters[12]	ŏ	trTeInstF	ilters[11]	
			trTeInstFi trTeInstFi		0	trTeInstF trTeInstF		
			trTeInstFi trTeInstFi		0	trTeInstF	ilters[2]	
	⊡ Data Trace Con	trol						
	⊞ <u>Timestamp Cont</u>	rol						
	⊞ <u>Trigger Contro</u>	1						
	⊞ <u>Discovery Rela</u>	ted						
	⊡ Filters and Comparators							
	RVSRAMTRACE1							
		00000009	trRamAsyncFreq trRamMode	Disabled SRAM	trRamMemFormat		trRamS trRamE	
			trRamActive	Activated	trRamEmpty	Empty		
	trRamImpl	00003901	trRamHasSMEM trRamVerMinor	Supported 0	trRamHasSRAM trRamVerMajor	Supported 1	trRamC	
		00000000	trRamStartLow	00000000	5			~
1	<						>	

Format: NEXUS.RESet

Reset and initialize the N-Trace trace encoder.

Connector Type and Pinout

RISC-V Debug Cable with 20 pin Connector

Adaption for RISC-V Debug Cable: See www.lauterbach.com/adriscv.html

Signal	Pin	Pin	Signal
VREF-DEBUG	1	2	N/C
TRST-	3	4	GND
TDI	5	6	GND
TMS	7	8	GND
ТСК	9	10	GND
RTCK	11	12	GND
TDO	13	14	GND
RESET-	15	16	GND
N/C	17	18	GND
N/C	19	20	GND



Pin 2, pin 17 and pin 19 must under no circumstances be connected on the target side. Otherwise the hardware of the debugger can get damaged.