

[TRACE32 Online Help](#)

[TRACE32 Directory](#)

[TRACE32 Index](#)

TRACE32 Documents	
ICD In-Circuit Debugger	
Processor Architecture Manuals	
RH850	
RH850 Debugger and Trace	1
General Note	6
Available Tools	6
Debugger	6
SFT Trace	7
On-chip Trace	7
High-Speed Serial Off-chip Trace (Aurora NEXUS)	7
Parallel Off-chip Trace (parallel NEXUS)	7
Co-Processor Debugging (GTM)	7
Multicore Debugging	8
Software Installation	8
Related Documents	8
Demo and Start-up Scripts	9
Brief Overview of Documents for New Users	9
Warning	10
Useful Tips	11
Application Starts Running at SYStem.Up	11
Greenhills Compiler	12
Stop Timers and Peripherals during application-break	12
Location of Debug Connector	12
Reset Line	12
Configuration	13
System Overview	13
Single Core Debugging - Quick Start	14
Debug from Reset	14
Connect to Running Program (Hot Plug-In)	16
Troubleshooting	17
SYStem.Up Errors	17

FAQ	18
Debugging	20
RH850 Debug Interface Modes	20
JTAG Mode	20
LPD4 Mode	20
LPD1 Mode	21
UART Mode	21
Breakpoints	23
Software Breakpoints	23
Onchip Breakpoints	23
Breakpoint in ROM	24
Example for Breakpoints	24
Access Classes	25
Access Classes to Memory and Memory Mapped Resources	25
Access Classes to Other Addressable Core and Peripheral Resources	26
Support for Peripheral Modules	28
Runtime Measurement	28
Multicore Debugging	29
SMP Debugging	29
AMP Debugging	31
FLASH Programming Support	33
Tracing	35
SFT Trace via LPD4	35
NEXUS On-chip Trace	35
External Trace Ports (Parallel NEXUS/Aurora NEXUS)	35
Tracing the Program Flow	35
Tracing of Data (read/write) Transactions	36
Example: Data Trace with Address Range	37
Trace Filtering and Triggering with Debug Events	38
Event Breakpoints	38
Overview	38
Example: Selective Program Tracing	39
Example: Event Controlled Program/Data Trace Start and End	40
Example: Event Controlled Trace Recording	41
Example: Event Controlled Trigger Signals	41
Example: Event Counter	42
Tracing Peripheral Modules / Bus Masters	42
SFT Software Trace	43
SFT Software Trace to On-chip Trace	43
SFT Software Trace via LPD4 debug port	44
Command Reference: SYStem Commands	45
SYStem.BAUDRATE	Baudrate setting 45

SYStem.CONFIG.state	Display target configuration	45
SYStem.CONFIG	Configure debugger according to target topology	46
Daisy-chain Example		48
TapStates		49
SYStem.CONFIG.CORE	Assign core to TRACE32 instance	50
SYStem.CONFIG.EXTWDTDIS	Disable external watchdog	51
SYStem.CONFIG.PortSHaRing	Control sharing of debug port with other tool	51
SYStem.CORECLOCK	Core clock frequency	52
SYStem.CPU	CPU type selection	52
SYStem.CpuAccess	Run-time memory access (intrusive)	52
SYStem.JtagClock	JTAG clock selection	53
SYStem.LOCK	Lock and tristate the debug port	53
SYStem.MemAccess	Memory access selection	54
SYStem.Mode	System mode selection	55
SYStem.OSCCLOCK	Oscillator clock frequency	55
SYStem.RESetOut	Reset target without reset of debug port	56
Command Reference: SYStem.Option Commands		57
SYStem.Option FLMD0	FLMD0 pin default level	57
SYStem.Option ICUS	ICU-S enable	57
SYStem.Option IMASKASM	Interrupt disable	58
SYStem.Option IMASKHLL	Interrupt disable	58
SYStem.Option KEYCODE	Keycode	59
SYStem.Option OPBT	Option-byte setting	59
SYStem.Option OPBT8	Option-byte setting	59
SYStem.Option PERSTOP	Disable CPU peripherals if stopped	59
SYStem.Option RDYLINE	RDY pin available	60
Command Reference: System.Option (Exception Lines Enable)		61
SYStem.Option CPINT	CPINT line enable	61
SYStem.Option REQest	Request line enable	61
SYStem.Option RESET	Reset line enable	61
SYStem.Option STOP	Stop line enable	62
SYStem.Option WAIT	Wait line enable	62
Command Reference: BenchMarkCounter		63
BMC.<counter>.ATOB	Enable event triggered counter start and stop	64
BMC.<counter>.EVENT	Configure the performance monitor	65
BMC.<counter>.TRIGMODE	BMC trigger mode	67
BMC.<counter>.TRIGVAL	BMC trigger value	67
Command Reference: TrOnchip		68
TrOnchip.CONVert	Adjust range breakpoint in on-chip resource	68
TrOnchip.RESet	Set on-chip trigger to default state	68
TrOnchip.SEQ	Sequential breakpoints	69
TrOnchip.SIZE	Trigger on byte, word, long memory accesses	69

TrOnchip.state	Display on-chip trigger window	70
TrOnchip.VarCONVert	Adjust complex breakpoint in on-chip resource	70
Command Reference: NEXUS		71
NEXUS.BTM	Program trace messaging enable	71
NEXUS.CoreENable	Core specific trace configuration	71
NEXUS.CLIENT<x>.MODE	Set data trace mode of nexus client	71
NEXUS.CLIENT<x>.SELECT	Select a nexus client for data tracing	72
NEXUS.DTM	Data trace messaging enable	72
NEXUS.OFF	Switch the NEXUS trace port off	72
NEXUS.ON	Switch the NEXUS trace port on	73
NEXUS.PortMode	Set NEXUS trace port frequency	73
NEXUS.PortSize	Set trace port width	73
NEXUS.RESet	Reset NEXUS trace port settings	73
NEXUS.SFT	Software trace messaging enable	74
NEXUS.SUSpend	Stall the program execution when FIFO full	74
NEXUS.SYNC	Sync trace messaging enable	74
NEXUS.state	Display NEXUS port configuration window	74
NEXUS.TimeStamps	On-chip timestamp generation enable	75
Nexus specific TrOnchip Commands		76
TrOnchip.Alpha	Set special breakpoint function	76
TrOnchip.Beta	Set special breakpoint function	77
TrOnchip.Charly	Set special breakpoint function	77
TrOnchip.Delta	Set special breakpoint function	78
TrOnchip.Echo	Set special breakpoint function	78
Debug Connector		79
Debug Connector 14 pin 100mil		79
Debug Connector AUTO26		80
Trace Connectors		81
Parallel NEXUS Connector (Debug and Trace)		81
Aurora NEXUS SAMTEC 34-pin (Debug and Trace)		82
Aurora NEXUS SAMTEC 40-pin (Trace only)		83
Support		84
Available Tools		84
Compilers		91
Target Operating Systems		91
3rd-Party Tool Integrations		92
Products		93
Product Information		93
Debugger		93
Parallel Nexus Trace		94
High Speed Serial Nexus Trace (Aurora)		95

Order Information	96
Debugger	96
Parallel Nexus Trace	96
High Speed Serial Nexus Trace (Aurora)	97

19-Oct-17 Updated chapter “FLASH Programming Support”.

General Note

This documentation describes the processor specific settings and features for RENESAS RH850.

If some of the described functions, options, signals or connections in this Processor Architecture Manual are only valid for a single CPU or for specific family lines, the name(s) of the family/families is/are added in brackets.

Available Tools

This chapter gives an overview over available Lauterbach tools for the RH850 processors.

Debugger

Debugging RH850 requires a Lauterbach Debug Cable together with a Lauterbach PowerDebug Module.

To connect to the target the following Debug Cable can be used:

- JTAG Debugger for RH850 - LA-3719

The Debug Cable supports all debug interface modes of the RH850 (JTAG, LPD4, LPD1) plus SerialFlashProgramming.

The Debug Cable comes with a license for debugging.

Furthermore it is required to use a Debug Module from the POWER series, e.g.

- POWER DEBUG INTERFACE / USB 3
- POWER DEBUG INTERFACE / USB 2
- POWER DEBUG PRO

The DEBUG INTERFACE (LA-7701) does not support this processor series.



SFT Trace

SFT trace (software trace) requires no extra Lauterbach hardware. Trace data can be saved to the On-chip trace or it can be streamed to the debug box in real time (LPD4 mode only). In streaming mode up to 32MRec of trace data can be recorded.

SFT-trace requires code instrumentation which typically is provided by the compiler tool. TRACE32 reads all SFT-trace symbol information from the loaded ELF file (currently only supported for Greenhills compiler).

Beside the display of SFT string messages, the display of function charts and calculation of runtime-statistics is supported.

On-chip Trace

On-chip tracing requires no extra Lauterbach hardware, it can be configured and read out with the regular **JTAG/OnCE Debugger**. On-chip tracing requires a trace license (LA-3734X).

High-Speed Serial Off-chip Trace (Aurora NEXUS)

Lauterbach offers an off-chip trace solution for processors with Aurora NEXUS trace port. Aurora is a high-speed serial interface defined by Xilinx.

Tracing requires the Aurora NEXUS Preprocessor (LA-3943) and a POWER TRACE II module.



Parallel Off-chip Trace (parallel NEXUS)

Lauterbach offers an off-chip trace solution for processors with parallel NEXUS trace port.

Tracing requires the parallel NEXUS Preprocessor (LA-3909) and a POWER TRACE II module.

Co-Processor Debugging (GTM)

Debugging the RH850 coprocessors GTM is included free of charge, i.e. there is no additional license required.

For details about coprocessor debugging, see the specific Processor Architecture Manuals:

- **“GTM Debugger and Trace”** (debugger_gtm.pdf)

Multicore Debugging

Lauterbach offers multicore debugging and tracing solutions, which can be done in two different setups: Symmetric Multiprocessing (SMP) and Asymmetric Multiprocessing (AMP). For details see chapter [Multicore Debugging](#).

Multicore debugging of multiple RH850 cores requires the *License for Multicore Debugging (MULTICORE)*.

Software Installation

Please follow chapter [“Software Installation”](#) (icd_quick_installation.pdf) on how to install the TRACE32 software:

- An installer is available for a complete TRACE32 installation under Windows. See [“MS Windows”](#) in ICD Quick Installation, page 24 (icd_quick_installation.pdf).
- For a complete installation of TRACE32 under Linux, see [“PC_LINUX”](#) in ICD Quick Installation, page 27 (icd_quick_installation.pdf).

Related Documents

- [“GTM Debugger and Trace”](#) (debugger_gtm.pdf): Debugging and tracing the Generic Timer Module (GTM).
- [“Nexus Training”](#) (training_nexus.pdf): Training for the NEXUS trace
- [“Onchip/NOR FLASH Programming User’s Guide”](#) (norflash.pdf): Onchip FLASH and off-chip NOR FLASH programming.
- [“Debugger Basics - SMP Training”](#) (training_debugger_smp.pdf): SMP debugging.

Demo and Start-up Scripts

In your TRACE32 installation directory there is a subdirectory `~/demo/rh850/` where you will find example scripts and demo software.

For getting started there are start-up scripts for various RH850 processors.

1. In TRACE32, choose **File** menu -> **Run Script**.
2. Navigate to `~/demo/rh850/hardware/` and select your board and CPU.

The directory `~/demo/rh850/` includes the following subdirectories:

hardware/	Ready-to-run debugging and flash programming demos. The demos are compiled to run in internal RAM and therefore can be used on any evaluation board and custom hardware.
flash/	Flash setup scripts and flash programming algorithm binaries for on-chip and external flash. See chapter FLASH programming for more information.
etc/	Examples for various RH850 related debugger features.
kernel/	Example scripts for RTOS support.
compiler/	Compiler examples.

Brief Overview of Documents for New Users

Architecture-independent information:

- **“Debugger Basics - Training”** (training_debugger.pdf): Get familiar with the basic features of a TRACE32 debugger.
- **“T32Start”** (app_t32start.pdf): T32Start assists you in starting TRACE32 PowerView instances for different configurations of the debugger. T32Start is only available for Windows.
- **“General Commands”** (general_ref_<x>.pdf): Alphabetic list of debug commands.

Architecture-specific information:

- **“Processor Architecture Manuals”**: These manuals describe commands that are specific for the processor architecture supported by your debug cable. To access the manual for your processor architecture, proceed as follows:
 - Choose **Help** menu > **Processor Architecture Manual**.
- **“RTOS Debuggers”** (rtos_<x>.pdf): TRACE32 PowerView can be extended for operating system-aware debugging. The appropriate RTOS manual informs you how to enable the OS-aware debugging.

Warning

Signal Level

The debugger output voltage follows the target voltage level. It supports a voltage range of 0.4 ... 5.2 V.

ESD Protection

NOTE:	<p>To prevent debugger and target from damage it is recommended to connect or disconnect the debug cable only while the target power is OFF.</p> <p>Recommendation for the software start:</p> <ol style="list-style-type: none">1. Disconnect the debug cable from the target while the target power is off.2. Connect the host system, the TRACE32 hardware and the debug cable.3. Power ON the TRACE32 hardware.4. Start the TRACE32 software to load the debugger firmware.5. Connect the debug cable to the target.6. Switch the target power ON.7. Configure your debugger e.g. via a start-up script. <p>Power down:</p> <ol style="list-style-type: none">1. Switch off the target power.2. Disconnect the debug cable from the target.3. Close the TRACE32 software.4. Power OFF the TRACE32 hardware.
--------------	--

Application Starts Running at SYStem.Up

Before TRACE32 can get control of the RH850, the cpu already has started the application startup code.
This is a restriction of the RH850 core!

It depends on the executed startup code which peripherals are initialized and if this can cause trouble for the debugging session. E.g.

- enable watchdog
- enter power saving mode
- ECC errors ...

To prevent unexpected side effects of unwanted code execution at SYStem.Up, an idle-loop should be placed to the reset exception handler.

What to do:

- Add some “NOP” instructions to the beginning of your “reset exception handler”
- One of the “NOP” instruction addresses should get a label

The “NOP” instructions are just place holders and can stay in your application code.

- For debugging a “jump-to-itself” instruction has to be patched to the “NOP-label” address

Patching example:

```
FLASH.ReProgram ALL
Data.LOAD.Elf <filename> /Options          ; load application code
Data.Assemble NOP-label JR $-0            ; patch jump-to-itself
FLASH.Reprogram OFF
```

Greenhills Compiler

- Add the option “**-dual_debug**” to your compiler/linker settings to generate HLL debug information.
- Add the option “**-No_Ignore_Debug_References**” to your compiler/linker settings in case of missing HLL-Line information in the ELF file.
- Load the code with option **/GHS** example:

```
Data.Load.Elf example.abs /GHS
```

- The compiler can generate HLL line information which points to odd addresses. For TRACE32 the HLL line information and its address has priority, so it can happen the disassembly of certain code lines is terminated. In this case “//////////” is displayed. As workaround TRACE32 can ignore such HLL line information. Use command: **sYmbol.CLEANUP.MidInstLines**
- The compiler can generate bitfields in inverted order. Unfortunately the ELF files does not contain any information about the bit order in use. In case of wrong bit-variable display please use the option **/ALTBITFIELDS** when loading the code.

```
Data.Load.Elf example.abs /GHS /ALTBITFIELDS
```

Stop Timers and Peripherals during application-break

Add following command to your script: **SYStem.Option PERSTOP ON**

Location of Debug Connector


Locate the debug connector as close as possible to the processor to minimize the capacitive influence of the trace length and cross coupling of noise onto the debug signals.

Reset Line

Ensure that the debugger signal $\overline{\text{RESET}}$ is connected directly to the $\overline{\text{RESET}}$ of the processor. This will provide the ability for the debugger to drive and sense the status of $\overline{\text{RESET}}$.

System Overview

This figure shows an example of how to connect the TRACE32 hardware to your PC and your target board.



Single Core Debugging - Quick Start

In this section:

- [Debug from Reset](#)
- [Connect to Running Program \(Hot Plug-In\)](#)

Debug from Reset

Starting up the Debugger is done as follows:

1. Select the device prompt B: for the ICD Debugger, if the device prompt is not active after the TRACE32 software was started.

```
b:
```

2. Select the CPU type to load the CPU specific settings.

```
SYStem.CPU R7F701035
```

3. If the TRACE32-ICD hardware is installed properly, the following CPU is the default setting:

```
JTAG Debugger for RH850
```

```
R7F701035
```

4. Tell the debugger where's FLASH/ROM on the target.

```
MAP.BOnchip 0x00000000++0x7FFFF
```

This command is necessary for the use of on-chip breakpoints.

5. Enter debug mode

```
SYStem.Up
```

This command resets the CPU and enters debug mode. After this command is executed it is possible to access the registers. Set the chip selects to get access to the target memory.

```
Data.Set...
```

6. Load the program.

```
Data.LOAD.ubrof sieve.d85 ; (ubrof specifies the format,  
; sieve.d85 is the file name)
```

The option of the **Data.LOAD** command depends on the file format generated by the compiler. For information on the compiler options refer to the section **Compiler**. A detailed description of the **Data.LOAD** command is given in the “**General Commands Reference**”.

The start-up can be automated using the programming language PRACTICE. A typical start sequence is shown below:

```
b:: ; Select the ICD device prompt
WinCLEAR ; Delete all windows
MAP.BOnchip 0x000000++0x07ffff ; Specify where's FLASH/ROM
SYStem.CPU R7F701035 ; Select the processor type
SYStem.Up ; Reset the target and enter debug
; mode
Data.Load.ubrof sieve.d85 ; Load the application
Register.Set PC main ; Set the PC to function main
Data.List ; Open disassembly window *)
Register /SpotLight ; Open register window *)
Frame.view /Locals /Caller ; Open the stack frame with
; local variables *)
Var.Watch %Spotlight flags ast ; Open watch window for variables *)
PER.view ; Open window with peripheral register
; *)
Break.Set sieve ; Set breakpoint to function sieve
Break.Set 0x1000 /Program ; Set on-chip breakpoint to address
; 1000 (address 1000 is in FLASH)
; (Refer to the restrictions in
; On-chip Breakpoints.)
Break.Set 0xFEDF8000 /Program ; Set software breakpoint to address
; 0xFEDF8000 (address 0xFEDF8000 is in
; RAM)
```

*) These commands open windows on the screen. The window position can be specified with the **WinPOS** command.

Connect to Running Program (Hot Plug-In)

Hot plug-in is only supported for JTAG and LPD4 debug mode. Follow these steps to attach the debugger to a running system:

1. Select the right debug-interface mode, set the Debug Cable to tri-state mode and connect it to the target.

```
SYStem.CONFIG.DEBUGPORTTYPE LPD4
SYStem.Mode.NoDebug
```

2. Select the target processor.

```
SYStem.CPU R7F701035
```

3. Load debug symbols.

```
Data.LOAD.ELF project.x /NoCODE
```

4. Start debug session without resetting core.

```
SYStem.Mode.Attach
```

5. Observe variables or memory.

```
Var.View %E my_var your_var
Data.Dump E:0x40000100
```

6. Set breakpoints or halt core.

```
Break.Set my_func /Onchip
```

```
Break
```

7. Display ASM/HLL core at current instruction pointer

```
List
```

For information about SMP and AMP debugging, see [“Multicore Debugging”](#), page 29.

SYStem.Up Errors

The **SYStem.Up** command is the first command of a debug session where communication with the target is required. If you receive error messages while executing this command this may have the following reasons.

All	The target has no power.
All	The target is in reset: The debugger controls the processor reset and use the RESET line to reset the CPU on every SYStem.Up .
All	There are additional loads or capacities on the debug lines.
All	DEBUGPORTTYPE selection does not match the Debug-Interface-Mode setting of the OptionBytes.
All	Wrong OSCLOCK, CORECLOCK or BAUDRATE setting (LPD4, UART mode)
All	JTAG clock (JTAG mode) too high.

Debugging via
VPN

Ref: 0307

The debugger is accessed via Internet/VPN and the performance is very slow. What can be done to improve debug performance?

The main cause for bad debug performance via Internet or VPN are low data throughput and high latency. The ways to improve performance by the debugger are limited:

In PRACTICE scripts, use "SCREEN.OFF" at the beginning of the script and "SCREEN.ON" at the end. "SCREEN.OFF" will turn off screen updates. Please note that if your program stops (e.g. on error) without executing "SCREEN.OFF", some windows will not be updated.

"SYStem.POLLING SLOW" will set a lower frequency for target state checks (e.g. power, reset, jtag state). It will take longer for the debugger to recognize that the core stopped on a breakpoint.

"SETUP.URATE 1.s" will set the default update frequency of Data.List/Data.dump/Variable windows to 1 second (the slowest possible setting).

prevent unneeded memory accesses using "MAP.UPDATEONCE [address-range]" for RAM and "MAP.CONST [address--range]" for ROM/FLASH. Address ranged with "MAP.UPDATEONCE" will read the specified address range only once after the core stopped at a breakpoint or manual break. "MAP.CONST" will read the specified address range only once per SYStem.Mode command (e.g. SYStem.Up).

Setting a
Software
Breakpoint fails

Ref: 0276

What can be the reasons why setting a software breakpoint fails?

Setting a software breakpoint can fail when the target HW is not able to implement the wanted breakpoint.

Possible reasons:

The wanted breakpoint needs special features that are only possible to realize by the trigger unit inside the controller.

Example: Read, write and access (Read/Write) breakpoints ("type" in Break.Set window). Breakpoints with checking in real-time for data-values ("Data"). Breakpoints with special features ("action") like TriggerTrace, TraceEnable, TraceOn/TraceOFF.

TRACE32 can not change the memory.

Example: ROM and Flash when no preparation with FLASH.Create, FLASH.TARGET and FLASH.AUTO was made. All type of memory if the memory device is missing the necessary control signals like WriteEnable or settings of registers and SpecialFunctionRegisters (SFR).

Contrary settings in TRACE32.

Like: MAP.BOnchip for this memory range. Break.SELect.<breakpoint-type> Onchip (HARD is only available for ICE and FIRE).

RTOS and MMU:

If the memory can be changed by Data.Set but the breakpoint doesn't work it might be a problem of using an MMU on target when setting the breakpoint to a symbolic address that is different than the writable and intended memory location.

RH850 Debug Interface Modes

The RH850 offers three Debug Interface Modes (JTAG, LPD1, LPD4) plus the SerialFlashProgramming mode by use of the same debug connection.

- The DebugInterface modes are selected by the setting of the CPU OptionBytes.
- The SerialFlashProgramming mode is activated by the voltage level at pin FLMD0.

TRACE32 supports all debug interface modes and SerialFlashProgramming mode.

If TRACE32 can not connect to the CPU it might be necessary to modify the Option-Byte settings or the TRACE32 “DebugPortType” setting. Option Byte programming can be done in SerialFlashProgramming mode only (see below).

- | | |
|--------------|---|
| NOTE: | <ul style="list-style-type: none">• Option-Bytes programming is only supported in SerialFlashProgramming mode (UART)!• UserBootMat FlashProgramming is only supported in SerialFlashProgramming mode (UART)! |
|--------------|---|

JTAG Mode

- Full debug/trace support
- Scripts can be found in the `~/demo/rh850/flash`, `~/demo/rh850/compiler` and `~/demo/rh850/hardware` folders
- CPU-limitation: No flashprogramming of the UserBootMat, no OptionByte programming
- TRACE32 command: **SYStem.CONFIG DEBUGPORTTYPE JTAG** (default)

LPD4 Mode

- Same functions/limitations as in JTAG mode
- TRACE32 command: **SYStem.CONFIG DEBUGPORTTYPE LPD4**
- Interface baud rate has to be defined with command **SYStem.BAUDRATE** *<value>*

LPD1 Mode

- Same functions/limitations as in JTAG mode
- TRACE32 command: **SYStem.CONFIG DEBUGPORTTYPE LPD1**
- Interface baud rate is detected/configured automatically
- There are RH850 CPU versions which do not support LPD1 mode!

UART Mode

- For serial flash programming and OptionByte programming (**no debugging!**)
- All CPU internal flashes can be programmed

TRACE32 is configured with the commands:

- **SYStem.CONFIG DEBUGPORTTYPE UART**
- **SYStem.Mode Prepare**
- Special **FLASH.List** table (differs in programming method)

Setup script: rh850_uart.cmm (or rh850_serialflashprog.cmm)

The script opens a dialog window which asks for some target specific parameters

- OSC clock (target-crystal)
- CPU clock (cpu-system-clock)
- UART baud rate

In the scripts you can find some example setting which were working well with the Renesas evaluation boards.

Before flash and/or Option-Byte programming, please verify that UART communication works well.

Check UART communication

After command **SYStem.Mode Prepare**

- Use pull-down-menu “view\message-area”.
- Check the messages of the AREA window.
- The SIGNATURE line shows the detected CPU type (e.g. “R7F701Z00”).
- If the SIGNATURE is wrong --> check clock and baud rate settings and try again.

OptionByte Programming

The Option-Bytes are described in the CPU User Manual. For programming use command:
SYStem.Option OPBT <opbt0>....<opbt7>

RH850/F1x --> OPBT0, bit30 and bit29 (JTAG=y11, LPD1=y10, LPD4=y01)

RH850/E1x --> OPBT2, bit30 and bit29 (JTAG=y11, LPD1=y10, LPD4=y01)

The Option-Bytes are programmed immediately, they become effective at the next RESET (**SYStem.Up**).

NOTES:

SerialFlash-Programming mode is only needed if the Option-Bytes or UserBootFlash has to be modified. All other debugging stuff and flash programming can be done in JTAG, LPD1 or LPD4 mode.

RH850/F1x WS1.0 and **RH850/E1x FCC (R7F701Z00)** do not support Flash-READ in SerialFlash-Programming mode!

Breakpoints

There are two types of breakpoints available: Software breakpoints (SW-BP) and on-chip breakpoints (HW-BP).

Software Breakpoints

Software breakpoints are the default breakpoints. A special breakcode is patched to memory so it only can be used in RAM or FLASH areas. There is no restriction in the number of software breakpoints.

Onchip Breakpoints

Each core of a RH850 device is equipped with 12 Onchip breakpoints. These breakpoints only can be set if the RH850 has stopped program execution.

The following list gives an overview of the usage of the on-chip breakpoints by TRACE32:

Number of Onchip-Breaks	ProgramBreaks	Read/Write Breaks	DataValue Breaks
12 for each Processor-Element (core)	12 range as bitmask - include/exclude	12 range as bitmask - include/exclude - read/write - size ANY/8/16/32	12 range as bitmask

Breakpoint in ROM

With the command **MAP.BOnchip** *<range>* it is possible to inform the debugger about ROM (FLASH, EPROM) address ranges in target. If a breakpoint is set within the specified address range the debugger uses automatically the available on-chip breakpoints.

Example for Breakpoints

The following breakpoint combinations are possible.

Software breakpoints:

```
Break.Set 0x100000 /Program ; Software Breakpoint 1
Break.Set 0x101000 /Program ; Software Breakpoint 2
```

On-chip breakpoints:

```
Break.Set 0x100 /Program ; On-chip Breakpoint 1
Break.Set 0x0ff00 /Program ; On-chip Breakpoint 2
```


Access Classes

Access classes are used to specify how TRACE32 PowerView accesses memory, registers of peripheral modules, addressable core resources, coprocessor registers and the **TRACE32 Virtual Memory**.

Addresses in TRACE32 PowerView consist of:

- An access class, which consists of one or more letters/numbers followed by a colon (:)
- A number that determines the actual address

Here are some examples:

Command:	Effect:
Data.List P:0x1000	Opens a List window displaying program memory
Data.dump D:0xFEBF8000 /LONG	Opens a DUMP window at data address 0xFEBF8000
Data.Set SR:0. %Long 0x00003300	Write value 0x00003300 to system register 0
PRINT Data.Long(D:0xFEBF8000)	Print data value at physical address 0xFEBF8000

Access Classes to Memory and Memory Mapped Resources

The following memory access classes are available:

Access Class	Description
P	Program (memory as seen by core's instruction fetch)
D	Data (memory as seen by core's data access)

In addition to the access classes, there are access class attributes.

The following access class attributes are available:

Access Class Attributes	Description
E	Use real-time memory access. This attribute has no effect if SYStem.MemAccess is set to Denied).

Examples of usage:

Command:	Effect:
Data.dump ED:0xFEEEE0000	Opens dump window at address 0xFEEEE0000 using real-time memory access

If an access class attribute is specified without an access class, TRACE32 PowerView will automatically add the default access class of the used command. For example, **Data.List** E:0x100 is complemented to **Data.List** EP:0x100.

Access Classes to Other Addressable Core and Peripheral Resources

The following access class is used to access system registers which are not mapped into the processor's memory address space.

Access Class	Description
SR	System Register (SR) access

The RH850 supports 256 System Registers which are divided into 8 groups (selID) with 32 registers (regID) each.

Example: The ISPR register has a regID==10 and selID==2

Using the **SR:** access class the System Register address is defined by:

- Addressbit(4..0) = regID
- Addressbit(7..5) = selID

So the ISPR register can be accessed by commands:

```
Data.dump SR:0x4A++0 /Long           ;dump window showing the ISPR
                                     ;register value

PRINT Data.Long(SR:0x4A)             ;print ISPR register value to
                                     ;status line

Data.Set SR:0x4A %Long 0x11223344    ;set ISPR register with value
                                     ;0x11223344
```

The following access class is used to access chip internal debug registers. Use this only if requested by Lauterbach! Accessing debug registers (read or write) without the background knowledge of their functionality may have bad influence for debugging up to TRACE32 crash.

Access Class	Description
DBG:	Debug-Register access
EDBG:	use real-time Debug-Register access

Each RH850 core (also called ProcessorElement PEx) has it's own set of debug registers. Each set can have up to 8 banks with 256 registers each.

- Addressbits(7..0) = IR register number
- Addressbit(11..8) = Bank number
- Addressbit(12) = select JCU register-set
- Addressbit(26..13) = select PE(14..1) register-set
- Addressbit(27) = select broadcast access to all assigned cores (for write access only)
- Addressbit(31..28) = DBG Sub-Access-Class (set to 0x1 always)

```
Data.Set DBG:0x100024AB %Long 0x12      ;write 0x12 to debug-register:
                                         ;- ProcessorElement PE1
                                         ;- Bank=0x4
                                         ;- IR=0xAB

PRINT Data.Long(EDBG:0x100024AB)        ;- print debug-register value to
                                         ; status line
                                         ;- uses real-time access to read
                                         ; the value
```

Support for Peripheral Modules

TRACE32 supports access to the memory mapped registers of all peripheral modules. The peripheral register description files (*.per, so-called PER-files) for the on-chip peripherals are included in TRACE32. PER files for recent processors are usually not included in updates, but are available upon request.

For external peripherals and/or custom peripherals, it is possible to create additional PER files with custom content. See "[Peripheral Files Programming Commands](#)" (per_prog.pdf) for details.

Runtime Measurement

If the device is equipped with an Onchip- or Offchip-Trace then typically the trace recordings are used for function-run-time and function-nesting analysis.

For devices without any trace, the Onchip **BenchMarkCounters** can be used for core-clock accurate measurements of the min-, max- and average- runtimes. It is also possible to stop the program execution if the runtime exceeds a predefined min- or max- value.

Beside that, the debuggers **RunTime.state** window gives detailed information about the complete runtime of the application code and the runtime since the last **Go**, **Step**, **Step.Over** command. Runtime measurement is done with a resolution of about 5 μ s.

Multicore Debugging

One or more cores (RENESAS terminology: “ProcessorElement” or “PEX”) can be assigned to a TRACE32 PowerView instance. The cores are referred to by it’s “ProcessorElement” index PE1 to PE6

TRACE32 supports either controlling each core with a separate PowerView instance (**AMP debugging**) or controlling multiple cores with a single PowerView instance (**SMP debugging**). SMP debugging is only possible for cores of the same architecture.

TRACE32 also supports mixed AMP/SMP operation. E.g. RH850/P1x-C devices can be controlled with two PowerView instances, one for PE5_core (ICU-M) and one controlling PE1_core and PE2_core in SMP mode.

SMP Debugging

In TRACE32 terminology, SMP debugging means to control more than one core in a single PowerView instance. Use this method for cores which run the same kernel / instance of the operating system. Cores controlled in a single PowerView instance share the following resources:

- Debug symbols
- RTOS awareness
- Run control (**Go**, **Step**, **Break**) and breakpoints
- Debug and trace settings

If it is desired to have control over any of the above resources separately for each core, **AMP debugging** must be used.

Follow these steps to set up the debugger for SMP debugging:

1. Select the target processor, or use automatic CPU detection.

```
SYStem.DETEct CPU
```

2. Assign cores to this PowerView instance

```
;CORE.ASSIGN <logical_core_0> <logical_core_1> [...]  
; assign PE1 to logical_core_0  
; assign PE3 to logical_core_1  
  
CORE.ASSIGN 1 3
```

3. Start debug session and continue as usual.

```
SYStem.Up ; connect to core PE1  
SYStem.Mode.Attach ; connect to core PE2
```

All core context dependent windows (Register, List, Dump, etc.) show the data as seen from the currently selected core. Select a core using the command **CORE.select** <logical_core_index>.

```
Register  
  
CORE 0      ;Register window shows registers of PE1  
CORE 1      ;Register window shows registers of PE3
```

If any of the cores hits a breakpoint, PowerView automatically selects the core that hit the breakpoint. The currently selected core displayed in the status bar and can be changed by right-clicking on the core field.

It is also possible to show more than one core context at the same time, using the option /Core <logical_core_index>. All windows with core-dependent information support this option.

```
Register /CORE 0  
Register /CORE 1  
  
List /CORE 0  
List /CORE 1
```

Example scripts for SMP debugging can be found in the demo folder.

- `~/demo/rh850/hardware/`

Further demo scripts available for download and upon request.

In AMP debugging mode, a separate PowerView instance is started for each core. The individual instances are completely independent of each other, but it is possible to synchronize run-control and system mode changes (see **command SYnch**).

An easy way to start multiple PowerView instances is to use **T32Start**. It is also possible to start further instances from a PRACTICE script.

The following steps demonstrate the setup for AMP debugging, assuming that the application is already programmed to FLASH:

1. Select the target processor, or use automatic CPU detection.

```
;core_0 (PE1) script:                ; core_1 (PE3) script:
SYStem.CPU R7F701Z07                SYStem.CPU R7F701Z07
```

2. Assign target cores to the individual instances. Use either “**SYStem.CONFIG.CORE** <core_index> <chip_index>” or “**CORE.ASSIGN** <core_index>”. The parameter <chip_index> must be the same for all cores on the same chip.

```
; core_0 (PE1) script:                ; core_1 (PE3) script:
SYStem.CONFIG.CORE 1. 1.            SYStem.CONFIG.CORE 3. 1.
```

3. **SYStem.CONFIG.Slave** must be OFF for the core that starts running right from reset. Set to ON for all other cores (that are released later by the first core).

```
SYStem.CONFIG.Slave OFF                SYStem.CONFIG.SLAVE ON
```

4. Load debug symbols on both instances.

```
Data.LOAD appl.x /NoCODE                Data.LOAD appl.x /NoCODE
```

5. Start debug session: **SYStem.Up** for the core that runs right from reset. **SYStem.Mode.Attach** for all cores that are started later.

```
SYStem.Up                                SYStem.Mode.Attach
```

6. Core_0 is halted at the reset address and core_1 remains in reset, In order to halt core_1 as soon as it is released from reset, issue the **Break** command.

```
Break
```

7. Start core_0. Core_1 will halt at it's reset address after being released by core_0.

```
Go                                WAIT !RUN() ; wait until cpu stops
```

Example scripts for AMP debugging can be found in the demo folder.

- `~/demo/rh850/hardware/`

Before Flash programming can work TRACE32 has to be informed about the CPU's flash memory mapping. This is done with the demo scripts in the `~/demo/rh850/flash` directory or by use of the TRACE32 AutoSetup.

AutoSetup offers a convenient way to connect to **RH850 single-core devices** and to configure TRACE32 for flash programming.

- Please click the pull-down menu **RH850->AutoSetup**
- Select **AutoSetup for Debugging** or for **SerialFlashProgramming** -> press OK.
- Finally you will be asked if flash-programming should be done

The found configuration can be saved with command: **STOre <filename.cmm> SYStem FLASH**

The TRACE32 message area (command **AREA**) presents all information which was read out of the CPU and all executed TRACE32 configuration commands. In case the AutoSetup fails, please have a look to the **AREA** window to clarify why it did not work.

RH850 multi-core devices often require chip/application specific startup sequences. Auto detection typically fails. Please have a look to the board specific scripts which can be found in the directory `~/demo/rh850/hardware/`

For flash programming use following command sequence:

```
FLASH.ReProgram ALL                ; enable flash programming
Data.Load.Elf output/example.abs /GHS ; load application (here
                                       ; Greenhills compiler)
Data.Load..... /NoClear            ; load more code (optional)
Data.Set...                          ; patch your code (optional)
FLASH.ReProgram OFF                 ; start flash-erase/program
                                       ; sequence
```

With **FLASH.ReProgram ALL** all code is loaded to a virtual memory first. This means you generate a “flash-image” in virtual memory which can be modified with additional code downloads or code-patches. At the same time the data is compared against the current flash content.

In the **FLASH.List** window all **modified** flash-segments are marked as “pending”. Only this flash-segments will be erased/programmed.

If the “flash-image” is complete use command **FLASH.ReProgram OFF**. Then all “pending” segments are erased and reprogrammed. The big advantage of this method is that only modified flash-segments are erased/programmed. Programming is quicker and programming-stress for the FLASH is reduced.

NOTE:

SerialFlashProgramming of “RH850-F1x WS1.0” and “RH850/E1x FCC (R7F701Z00)”

This devices do not support memory-read in UART mode. As result an UART-Error message is displayed in the **AREA** window. This is just for information and has no effect on flash programming. The **Data.dump** window is grayed out as long as no data is loaded to virtual-memory.

FlashProgramming and switching of the debug interface mode

The flash declaration of SerialFlashProgramming mode (UART) is different to the debug modes (JTAG, LPD4, LPD1)! When switching between the modes it is necessary to do a new flash declaration setup (**use RH850->AutoSetup!**)

Processors of RH850 series implement a variety of trace modules. Depending on the module, the trace information is either stored on the processor or sent out through an external trace port. This section lists all available trace modules, their configuration options and examples.

SFT Trace via LPD4

In LPD4 debug interface mode the RH850 can transfer SFT-trace messages (software trace) to the debug box. No extra trace hardware or license is needed.

NEXUS On-chip Trace

Many processors of the RH850 family implement a feature to store the nexus messages of cores and peripheral trace clients into an on-chip trace memory.

Using the on-chip trace with just a debug cable (LA-3719) requires the on-chip trace license LA-3734X. The on-chip trace license is not required if a Parallel-NEXUS preprocessor (LA-3909) or Aurora-NEXUS preprocessor (LA-3843) is connected.

The configuration of trace methods and clients is done through the **NEXUS** and **TrOnchip** command groups.

External Trace Ports (Parallel NEXUS/Aurora NEXUS)

External trace ports collect the NEXUS trace messages from cores and peripheral trace clients and send those messages to an external trace module. Depending on the processor, the messages are sent through the parallel NEXUS AUX interface (MDO, MSEO, MCKO) or through a high-speed serial connection (XILINX Aurora protocol). The Nexus adapter or the Aurora NEXUS preprocessor received the trace messages and stores them in the memory of the PowerTrace module.

External trace ports are only provided by RH850 emulation devices. The complete trace port configuration is done by TRACE32 automatically. No special settings are required.

Tracing the Program Flow

Tracing of the program flow is enabled by default.

Branch Trace Messaging (BTM)

This is the default method set in TRACE32. The processor is configured to send a trace message for indirect branches only. Information about direct branches and amount of executed instructions is sent in occasional resource full messages.

Setup of branch trace messaging:

```
NEXUS .BTM ON  
NEXUS .SYNCH OFF
```

Synchronization Trace Messaging (SYNC)

By default the NEXUS protocol uses an address compression algorithm to reduce the number of bytes per NEXUS message. From time to time a synchronization message is sent which holds the complete (non compressed) address of the program flow. For TRACE32 this message is the start for program flow reconstruction.

All recordings before the synchronization message are ignored because it is not possible to calculate the program flow. There are debug scenarios where you like to get a valid trace listing also for this “ignored” records. In this case the NEXUS.SYNC option can help.

If “ON” each NEXUS message holds the complete address, the address compression is disabled.

Setup of branch sync tracing:

```
NEXUS .BTM ON  
NEXUS .SYNC ON
```

Note for OnchipTrace (optional bugfix):

There are RH850 devices with a bug in the NEXUS coding for Onchip-Trace. In case of flow-errors in the trace listing please set **NEXUS.SYNC ON** and try again.

Tracing of Data (read/write) Transactions

General data tracing is enabled using the command **NEXUS.DTM**. This command enables the data trace for the full address space. The amount of generated trace messages is usually too high to be sent through the trace port and the on-chip message FIFO will overflow.

The amount of generated trace messages can be reduced by defining address ranges for which data trace is generated. Up to four address ranges are possible.

Example: Data Trace with Address Range

Use **TraceData** to limit the data trace to an address range. Up to 8 address ranges per core are possible. TraceData has no impact on program trace messaging setting.

```
;Enable data trace for read/write accesses to all peripherals  
Break.Set 0xC0000000--0xFFFFFFFF /ReadWrite /TraceData
```

```
;In addition to full program trace, enable data trace for read accesses  
;to the array flags  
NEXUS.BTM ON  
Var.Break.Set flags /Read /TraceData
```

Another method of reducing trace data is [event-triggered trace filtering](#).

Event Breakpoints

Each core of a RH850 chip is equipped with 16 Event breakpoints. TRACE32 uses them for:

- Trace-recording control: TraceOn, TraceOff, TraceEnable, TraceData, WatchPoints
- Trigger control: TraceTrigger, BusTrigger, BusCount

The following list gives an overview of the usage of the Event breakpoints by TRACE32:

Number of Event-Breaks	ProgramBreaks	Read/Write Breaks	DataValue Breaks
16 for each Processor-Element (core)	8 or 4 ranges	8 or 4 ranges	8 range as bitmask

Event breakpoints are also supported for other Trace-Clients like GlobalRam, LocalRam, PeripheralBus.

Number of Event-Breaks	ProgramBreaks	Read/Write Breaks	DataValue Breaks
4 for each client		4 or 2 ranges	4 range as bitmask

Overview

Any Event Breakpoint can be configured to either trigger a *watchpoint hit message*, or to act as input event for selective tracing. TRACE32 offers a variety of features based on watchpoints.

Event Breakpoints are set using the command **Break.Set**, similar to breakpoints that halt the core, but additionally include an option to define the desired behavior:

```
Break.Set <address>|<range> /<action>
```

Define trace filter or trigger

The list below shows all available trace filtering and trigger actions:

<action>	Behavior
TraceEnable	Configure the trace source to only generate a trace message if the specified event occurs. Complete program flow or data trace is disabled. If more than one TraceEnable action is set, all TraceEnable actions will generate a trace message.
TraceON TraceOFF	If the specified event occurs, program and data trace messaging is started (TraceON) or ends (TraceOFF). In order to perform event based trace start/end to program trace and data trace separately, use Alpha-Echo actions.
TraceTrigger	Stop the sampling to the trace on the specified event. A trigger delay can be configured optionally using Analyzer.TDelay .
BusTrigger	If the specified event occurs, a trigger pulse is generated on the podbus trigger line. This trigger signal can be used to control other podbus devices (e.g. PowerProbe) or to control external devices using the trigger connector of the PowerDebug/PowerTrace module (see TrBus).
BusCount	The specified event is used as input for the counter of the PowerDebug/PowerTrace module. See Count for more information.
WATCH	Set a watchpoint on the event. The CPU will trigger the EVTO pin if the event occurs and generate a watchpoint hit message if the trace port is enabled.
Alpha - Echo	Declares a special trace control / trigger event. The actual event is configured through the TrOnchip window. Two classes of events are supported: <ul style="list-style-type: none">• Configure event based trace start/end for program and data separately• Configure Trace/Trigger events for additional nexus trace clients See TrOnchip.Alpha for more information.

Example: Selective Program Tracing

TraceEnable enables tracing exclusively for the selected events. All other program and data trace messaging is disabled.

```
;Only generate a trace message when the instruction
;at address 0x00008230 is executed.
Break.Set 0x00008230 /Program /TraceEnable
```

TraceEnable can also be applied on data trace:

```
;Only generate a trace message when the core writes to variable flags[3].
Var.Break.Set flags[3] /Write /TraceEnable
```

TraceEnable can be used for high precision time-distance measurements:

```
;Get start and end address of function to be measured
&a1=sYmbol.BEGIN(func_to_measure)
&a2=sYmbol.EXIT(func_to_measure)

;Only generate trace messages on the addresses used for measurement
Break.Set &a1 /Program /TraceEnable
Break.Set &a2 /Program /TraceEnable

;run application
Trace.Init
Go
WAIT 5.s
Break

;statistic analysis
Trace.STATistic.AddressDURation &a1 &a2

;plot time distance over time (can take some time for analysis)
Trace.PROFILECHART.DURATION /FILTERA ADDRESS &a1 /FILTERB ADDRESS &a2
```

NOTE: The analysis commands can also be used without TraceEnable breakpoints, but the measurement will be less precise.

Example: Event Controlled Program/Data Trace Start and End

Program and data trace can be enabled and disabled based on debug events. TraceON and TraceOFF control both program and data trace depending on **NEXUS.BTM** / **NEXUS.DTM** setting. TraceON and TraceOFF control the message source, i.e. the core's NEXUS module:

```
;Enable program/data trace when func2 is entered
;Disable program/data trace when last instruction of func2 is executed.
Break.Set sYmbol.BEGIN(func2) /Program /TraceON
Break.Set sYmbol.EXIT(func2) /Program /TraceOFF
```

```
;Enable program/data trace when variable flags[3] is written
Var.Break.Set flags[3] /Write /TraceON

;Disable program/data trace data when 16-bit value 0x1122 is
;written to address 0x40000230
Break.Set 0x40000230 /Write /Data.Word 0x1122 /TraceOFF
```



```

;Enable program/data trace only when a specific task is active
;NOTE: RTOS support must be set up correctly
&magic=0x40001280      ;set &magic to the task of interest
Break.Set task.config(magic) /Write /Data &magic /TraceON
Break.Set task.config(magic) /Write /Data !&magic /TraceOFF

```

It is also possible to enable/disable program and data trace messaging separately:

```

;Enable/disable only program trace based on events,
;full data trace messaging
NEXUS.DTM ReadWrite
Break.Set func2 /Program /Onchip /Alpha
TrOnchip.Alpha ProgramTraceON
Var.Break.Set flags[8] /Read /Onchip /Beta
TrOnchip.Beta ProgramTraceOFF

```

```

;In addition to full program trace, enable/disable data trace messaging
;only for func2
NEXUS.BTM ON
Break.Set sYmbol.BEGIN(func2) /Program /Onchip /Alpha
TrOnchip.Alpha DataTraceON
Break.Set sYmbol.EXIT(func2) /Program /Onchip /Beta
TrOnchip.Beta DataTraceOFF

```

Example: Event Controlled Trace Recording

Debug/trace events can also be used to trigger and stop the trace recording (i.e. message sink):

```

;Generate a trigger for the trace recording module when
;the specified event occurs. Trace recording stops delayed after
;another 10% of the trace buffer size was recorded.
;
Break.Set sieve /Program /TraceTrigger
Trace.TDelay 10%

```

Example: Event Controlled Trigger Signals

TRACE32 can generate a trigger signal based on debug/trace events. The trigger signal can be used to control PowerProbe or PowerIntegrator, as well as with external tools (using the trigger connector)

```

;Generate PODBUS trigger signal on data write event with data value
Var.Break.Set flags[9] /Write /Data.Byte 0x01 /BusTrigger

;forward signal to trigger connector
TrBus.Connect Out
TrBus.Mode High

```

Example: Event Counter

There is also a built-in event counter which can be used to count debug/trace events or to measure the event frequency:

```
;Measure the execution frequency of function sieve
Break.Set sieve /Program /BusCount
Count.Mode Frequency
Count.Gate 1.s           ;measure for 1 second
Go                       ;run application
Count.Go                ;start measurement
PRINT "sieve freq = "+FORMAT.DECIMAL(1.,Count.VALUE()/1000.)+"Hz"
Count.state             ;open event counter window
```

Tracing Peripheral Modules / Bus Masters


Many processors support tracing of peripheral bus master trace clients, e.g. DMA or GlobalRam controllers. The clients are controlled with the **NEXUS.CLIENT<x>** commands.

As for the core's data trace, the amount of generated trace messages is usually too high to be sent through the trace port and the on-chip message FIFO will overflow.

SFT Software Trace

The use of SFT software trace requires code instrumentation done by users or OS vendors. Dedicated assembler instructions (DBCP, DBTAG, DBPUSH) are added to the code. When executed by the CPU, program counter values, immediate data or general purpose register values are output. These messages can be stored to the On-chip trace buffer or can be transferred in real time to the debug box by use of the LPD4 debug port interface.

When using a GREENHILLS compiler, TRACE32 can extract all SFT-symbol information from the loaded ELF file. The symbol information can be displayed with command **sYmbol.List.PATCH**.



The “enable” row shows the status of the SFT code instrumentation. If there is a checkmark the instrumentation code is active, if there is none the original instrumentation code is patched by NOP instructions and no SFT message is generated. A simple mouse-click to the checkmark enables/disables the instrumentation code.

SFT Software Trace to On-chip Trace

SFT recording is enabled by command: **NEXUS.SFT ON**

All other message types like branch-trace (BTM) or data-trace (DTM) should be set to OFF.

All windows related to the SFT recordings are opened with the command prefix “**SFTT**”.

e.g.:

SFTT.List

SFTT.Chart

Demo scripts can be found in the TRACE32 installation subdirectory `~/demo/rh850/etc/sft_trace/`

Use: `demo_sfttrace.cmm`

When using SFT Software Trace the LPD4 debug interface has two different operating modes.

- Debug mode as long as application code has stopped
- SFT trace mode as long as application code is executed

As a consequence real-time memory access is not supported during code execution. Breakpoint hits are detected by TRACE32 and the LPD4 debug interface is automatically switched back to debug mode.

Setup:

- SFT recording is enabled by command: **SNOOP.SFT ON**
- Onchip-Trace has to be disabled by command: **Onchip.DISable**
- Select the highest possible LPD4 baud rate to get good trace performance.

All windows related to the SFT recordings are opened with the command prefix "**SNOOP**".

e.g.:

SNOOP.List

SNOOP.Chart

Demo scripts can be found in the TRACE32 installation subdirectory `~/demo/rh850/etc/sft_trace/`

Use: `demo_sftsnoop.cmm`

SYStem.BAUDRATE

Baudrate setting

Format: **SYStem.BAUDRATE** [*<baudrate>*]

Default baudrate: 9600bps.

Baudrate setting for SerialFlashProgramming mode and LPD4 debug mode:

- Maximum baudrate SerialFlashProgramming: 5000Kbps
- Maximum baudrate LPD4: 32000Kbps

SYStem.CONFIG.state

Display target configuration

Format: **SYStem.CONFIG.state** [*/<tab>*]

<tab>: **DebugPort** | **Jtag**

Opens the **SYStem.CONFIG.state** window, where you can view and modify most of the target configuration settings. The configuration settings tell the debugger how to communicate with the chip on the target board and how to access the on-chip debug and trace facilities in order to accomplish the debugger's operations.

Alternatively, you can modify the target configuration settings via the [TRACE32 command line](#) with the **SYStem.CONFIG** commands. Note that the command line provides *additional* **SYStem.CONFIG** commands for settings that are *not* included in the **SYStem.CONFIG.state** window.


<i><tab></i>	Opens the SYStem.CONFIG.state window on the specified tab. For tab descriptions, refer to the list below.
DebugPort	Informs the debugger about the debug connector type and the communication protocol it shall use.
Jtag	Informs the debugger about the position of the Test Access Ports (TAP) in the JTAG chain which the debugger needs to talk to in order to access the debug and trace facilities on the chip.

Format:	SYStem.CONFIG <parameter> <number_or_address> SYStem.MultiCore <parameter> <number_or_address> (deprecated)
<parameter>:	CORE <core>
<parameter>: (JTAG):	DRPRE <bits> DRPOST <bits> IRPRE <bits> IRPOST <bits> TAPState <state> TCKLevel <level> TriState [ON OFF] Slave [ON OFF]

The four parameters IRPRE, IRPOST, DRPRE, DRPOST are required to inform the debugger about the TAP controller position in the JTAG chain, if there is more than one core in the JTAG chain (e.g. ARM + DSP). The information is required before the debugger can be activated e.g. by a **SYStem.Up**. See **Daisy-chain Example**.

For some CPU selections (**SYStem.CPU**) the above setting might be automatically included, since the required system configuration of these CPUs is known.

TriState has to be used if several debuggers (“via separate cables”) are connected to a common JTAG port at the same time in order to ensure that always only one debugger drives the signal lines. TAPState and TCKLevel define the TAP state and TCK level which is selected when the debugger switches to tristate mode. Please note: nTRST must have a pull-up resistor on the target, TCK can have a pull-up or pull-down resistor, other trigger inputs need to be kept in inactive state.


	<p>Multicore debugging is not supported for the DEBUG INTERFACE (LA-7701).</p>
---	--

CORE For multicore debugging one TRACE32 GUI has to be started per core. To bundle several cores in one processor as required by the system this command has to be used to define core and processor coordinates within the system topology. Further information can be found in **SYStem.CONFIG.CORE**.

DRPRE (default: 0) <number> of TAPs in the JTAG chain between the core of interest and the TDO signal of the debugger. If each core in the system contributes only one TAP to the JTAG chain, DRPRE is the number of cores between the core of interest and the TDO signal of the debugger.

DRPOST	(default: 0) <i><number></i> of TAPs in the JTAG chain between the TDI signal of the debugger and the core of interest. If each core in the system contributes only one TAP to the JTAG chain, DRPOST is the number of cores between the TDI signal of the debugger and the core of interest.
IRPRE	(default: 0) <i><number></i> of instruction register bits in the JTAG chain between the core of interest and the TDO signal of the debugger. This is the sum of the instruction register length of all TAPs between the core of interest and the TDO signal of the debugger.
IRPOST	(default: 0) <i><number></i> of instruction register bits in the JTAG chain between the TDI signal and the core of interest. This is the sum of the instruction register lengths of all TAPs between the TDI signal of the debugger and the core of interest.
TAPState	(default: 7 = Select-DR-Scan) This is the state of the TAP controller when the debugger switches to tristate mode. All states of the JTAG TAP controller are selectable.
TCKLevel	(default: 0) Level of TCK signal when all debuggers are tristated.
TriState	(default: OFF) If several debuggers share the same debug port, this option is required. The debugger switches to tristate mode after each debug port access. Then other debuggers can access the port. JTAG: This option must be used, if the JTAG line of multiple debug boxes are connected by a JTAG joiner adapter to access a single JTAG chain.
Slave	(default: OFF) If more than one debugger share the same debug port, all except one must have this option active. JTAG: Only one debugger - the "master" - is allowed to control the signals nTRST and nSRST (nRESET).

Daisy-chain Example



Below, configuration for core C.

Instruction register length of

- Core A: 3 bit
- Core B: 5 bit
- Core D: 6 bit

```
SYStem.CONFIG.IRPRE 6 ; IR Core D
SYStem.CONFIG.IRPOST 8 ; IR Core A + B
SYStem.CONFIG.DRPRE 1 ; DR Core D
SYStem.CONFIG.DRPOST 2 ; DR Core A + B
SYStem.CONFIG.CORE 0. 1. ; Target Core C is Core 0 in Chip 1
```


0	Exit2-DR
1	Exit1-DR
2	Shift-DR
3	Pause-DR
4	Select-IR-Scan
5	Update-DR
6	Capture-DR
7	Select-DR-Scan
8	Exit2-IR
9	Exit1-IR
10	Shift-IR
11	Pause-IR
12	Run-Test/Idle
13	Update-IR
14	Capture-IR
15	Test-Logic-Reset

Format:	SYStem.CONFIG.CORE <coreindex> <chipindex> SYStem.MultiCore.CORE <coreindex> <chipindex> (deprecated)
<chipindex>:	1 ... i
<coreindex>:	1 ... k

Default *coreindex*: depends on the CPU, usually 1. for generic chips

Default *chipindex*: derived from CORE= parameter of the configuration file (config.t32). The CORE parameter is defined according to the start order of the GUI in T32Start with ascending values.

To provide proper interaction between different parts of the debugger the systems topology must be mapped to the debuggers topology model. The debugger model abstracts chips and sub-cores of these chips. Every GUI must be connect to one unused core entry in the debugger topology model. Once the **SYStem.CPU** is selected a generic chip or none generic chip is created at the default *chipindex*.

None Generic Chips

None generic chips have a fixed amount of sub-cores with a fixed CPU type.

First all cores have successive chip numbers at their GUIs. Therefore you have to assign the coreindex and the chipindex for every core. Usually the debugger does not need further information to access cores in none generic chips, once the setup is correct.

Generic Chips

Generic chips can accommodate an arbitrary amount of sub-cores. The debugger still needs information how to connect to the individual cores e.g. by setting the JTAG chain coordinates.

Start-up Process

The debug system must not have an invalid state where a GUI is connected to a wrong core type of a none generic chip, two GUI are connected to the same coordinate or a GUI is not connected to a core. The initial state of the system is value since every new GUI uses a new *chipindex* according to its CORE= parameter of the configuration file (config.t32). If the system contains fewer chips than initially assumed, the chips must be merged by calling **SYStem.CONFIG.CORE**.

Format:	SYStem.CONFIG EXTWDTDIS <i><option></i>
<i><option></i> :	High Low

Controls the WDTDIS pin of the Automotive Debug Cable. This option is only available if an Automotive Debug Cable is connected to the PowerDebug module.

High The WDTDIS pin is permanently driven high (default).

Low The WDTDIS pin is permanently driven low.

SYStem.CONFIG PortSHaRing Control sharing of debug port with other tool

Format:	SYStem.CONFIG PortSHaRing [ON OFF DownState <i><downmode></i>]
<i><downmode></i> :	RESET TRISTATE

Configures if the debug port is shared with another tool, e.g., an ETAS ETK or ETKX. This option is only available if an Automotive Debug Cable is connected to the PowerDebug module..

ON Request for access to the debug port and wait until the access is granted before communicating with the target.

OFF Communicate with the target without sending requests.

DownMode Select the mode of the reset signal when TRACE32 is in SYStem.Down mode.

The current setting can be obtained by the **PORTSHARING()** function.

Format: **SYStem.CORECLOCK** [*<frequency>*]

Default core clock: 80MHz.

This setting informs TRACE32 about the core clock frequency. During Serial-Flash-Programming mode this value is sent to the CPU to configure the CPU internal PLL.

SYStem.CPU

CPU type selection

Format: **SYStem.CPU** *<cpu>*

<cpu>: **R7F701035** | ...

Default selection: R7F701035. Selects the CPU type.

SYStem.CpuAccess

Run-time memory access (intrusive)

Format: **SYStem.CpuAccess** **Enable** | **Denied** | **Nonstop**

If **SYStem.CpuAccess Enable** is set, it is possible to read from memory, to write to memory and to set software breakpoints while the CPU is executing the program. To make this possible, the program execution is shortly stopped by the debugger. Each stop takes 0.1-100 ms depending on the speed of the JTAG port and the operations that should be performed. A red S in the [state line](#) of the [TRACE32 main window](#) warns you that the program is no longer running in real time.

Enable	Allow intrusive run-time memory access.
Denied	Lock intrusive run-time memory access (default).
Nonstop	Lock all features of the debugger that affect the run-time behavior.

If specific windows, that display memory or variables should be updated while the program is running select the memory class E: or the format option **%E**.

```
Data.dump E:0x100
```

```
Var.View %E first
```

Format: **SYStem.JtagClock** [*<frequency>*]

Default frequency: 1 MHz.

Selects the JTAG port frequency (TCK). Any frequency up to 25 MHz can be entered, it will be generated by the debuggers internal PLL.

For CPUs which come up with very low clock speeds it might be necessary to slow down the JTAG frequency. After initialization of the CPUs PLL the JTAG clock can be increased.



If there are buffers, additional loads or high capacities on the JTAG lines, reduce the debug speed.

SYStem.LOCK

Lock and tristate the debug port

Format: **SYStem.LOCK** [ON | OFF]

Default: OFF.

If the system is locked, no access to the debug port will be performed by the debugger. While locked, the debug connector of the debugger is tristated. The main intention of the lock command is to give debug access to another tool.

Format: **SYStem.MemAccess** *<mode>*

<mode>:
CPU
Denied

Selects the method for real-time memory access while the core is running.

All debugger windows which are opened with the option **/E** will use the selected non intrusive memory access.

CPU Enable real-time memory access.

Denied Disables any real-time memory access.

Note on access to Local-RAM:

The chip internal logic for real-time memory access has not access to the local-RAMs or the core related peripherals. TRACE32 shows wrong values in this address range.

Format: **SYStem.Mode** <mode>

<mode>:
Down
NoDebug
Prepare
Go
Attach
Up

Down	Disables the Debugger.
NoDebug	Disables the Debugger. The debug interface is forced to high impedance mode.
Prepare	Resets the target and sets the CPU to SerialFlashProgramming mode. This setting only can be done if SYStem.CONFIG.DEBUGPORTTYPE is configured for UART mode. SerialFlashProgramming allows programming of all CPU flash areas and OptionBytes. This mode can not be used for debugging. See also: RH850 Debug Interface Modes .
Go	Resets the target with debug mode enabled and prepares the CPU for debug mode entry. After this command the CPU is in the SYStem.Up mode and running. Now, the processor can be stopped with the break command or until any break condition occurs.
Attach	Connect to the processor without resetting target/processor. Use this command to connect to the processor without changing it's current state. Only supported for JTAG and LPD4 debug interface modes.
Up	Resets the target and sets the CPU to debug mode. After execution of this command the CPU is stopped and prepared for debugging. All register are set to the default value.

SYStem.OSCCLOCK

Oscillator clock frequency

Format: **SYStem.OSCCLOCK** [<frequency>]

Default oscillator clock: 8MHz.

This setting informs TRACE32 about the target oscillator frequency. During Serial-Flash-Programming mode this value is sent to the CPU to configure the CPU internal PLL.

Format: **SYStem.RESetOut**

If possible (nRESET is open collector), this command asserts the nRESET line on the debug connector. This will reset the target including the CPU but not the debug port. The function only works when the system is in **SYStem.Mode.Up**.

SYStem.Option FLMD0

FLMD0 pin default level

Format: **SYStem.Option FLMD0 [ON | OFF]**

Sets the default level of FLMD0 pin to Low or High.

TRACE32 handles the FLMD0 pin in three different ways:

1. Force to Low during **SYStem.Up** to enter debug mode
2. Force to High during flash programming
3. Else: force to the default level (**SYStem.Option FLMD0 ON/OFF**)

SYStem.Option ICUS

ICU-S enable

Format: **SYStem.Option ICUS [ON | OFF]**

Enables/disables the ICU-S unit of the device.

The command is only relevant for devices which are equipped with an ICU-S unit.

To enable the ICU-S:

1. Enter SerialFlashProgramming mode (UART mode).
2. Program the ICU-S data-flash to prevent ECC errors.

```
FLASH.Erase 0xff200000++0xffff
FLASH.Auto ALL
Data.Set 0xff200000++0xffff 0x0 ; or any other value
FLASH.Auto OFF
```

3. Enable ICU-S.

```
SYStem.Option ICUS ON
```

The setting becomes active with the next reset.

To disable the ICU-S:

Disabling of the ICU-S is not supported by all devices, please check the CPU manuals. The ICU-S only can be disabled if code- and data-flash is erased before.

1. Enter SerialFlashProgramming mode (UART mode).
2. Erase code- and data-flash.

```
; erase code flash
FLASH.Erase 1.

; erase application data-flash
FLASH.Erase 0xff200000--(0xff207fff-IcuSize)
```

3. Disable ICU-S.

```
SYStem.Option ICUS OFF ; erases icus-data-flash + disable ICU-S
```

The setting becomes active with the next reset.

SYStem.Option IMASKASM

Interrupt disable

Format: **SYStem.Option IMASKASM [ON | OFF]**

Mask interrupts during assembler single steps. Useful to prevent interrupt disturbance during assembler single stepping.

SYStem.Option IMASKHLL

Interrupt disable

Format: **SYStem.Option IMASKHLL [ON | OFF]**

Mask interrupts during HLL single steps. Useful to prevent interrupt disturbance during HLL single stepping.

Format: **SYStem.Option KEYCODE** [*<12x_8bit_values>*]

Has to be the same value as present in CPUs ID-code input registers ID_IN[0..2].

The KEYCODE is sent to the CPU during system up to unlock the ID-Code-Protection unit. A matching KEYCODE is a must to get debug control. More details on ID-Code-Protection can be found in the CPU-Users-Manual.

SYStem.Option OPBT

Option-byte setting

Format: **SYStem.Option OPBT** [*<8x_32bit_values>*]

Display and reprogram of CPU OptionBytes(0 to 7). OptionByte programming is only supported in SerialFlashProgramming mode.

The functionality of OptionBytes is described in the CPU user manual. OptionByte manipulation might be necessary to activate a different debug interface mode (JTAG, LPD4 or LPD1).

SYStem.Option OPBT8

Option-byte setting

Format: **SYStem.Option OPBT8** [*<8x_32bit_values>*]

Display and reprogram of CPU OptionBytes(8 to 15). OptionByte programming is only supported in SerialFlashProgramming mode.

SYStem.Option PERSTOP

Disable CPU peripherals if stopped

Format: **SYStem.Option PERSTOP** [ON | OFF]

Stop CPU peripherals if program is stopped. Useful to prevent timer exceptions.

Format: **SYStem.Option RDYLINE [ON | OFF]**

Set to OFF if cpu RDY- pin is not available or not connected to the debug connector.

Default: ON

The setting is only relevant if debug communication is done in JTAG mode (DEBUGPORTTYPE == JTAG).

Command Reference: System.Option (Exception Lines Enable)

The RH850 supports disabling of several CPU core inputs. This can be useful to lock watchdog- or target resets.

SYStem.Option CPINT

CPINT line enable

Format: **SYStem.Option CPINT [ON | OFF]** (deprecated)

No function anymore.

SYStem.Option REQest

Request line enable

Format: **SYStem.Option REQ [ON | OFF]**

Enable/Disable Request line.

Default: ON

SYStem.Option RESET

Reset line enable

Format: **SYStem.Option RESET [ON | OFF]**

Enable/Disable Reset line.

Default: ON

Format: **SYStem.Option STOP [ON | OFF]**

Enable/Disable Stop line.

Default: ON

Format: **SYStem.Option WAIT [ON | OFF]**

Enable/Disable Wait line.

Default: ON

Benchmark counters are on-chip counters that count specific hardware events, e.g., the number of executed instructions. This allows to calculate typical performance metrics like clocks per instruction (CPI). The benchmark counters can be read at run-time if real-time memory access is enabled (use the command **SYStem.MemAccess CPU**).

Performance counters and event counters of RH850 CPUs can be started or stopped using on-chip breakpoints. This A-to-B mode allows to determine performance metrics for a single code block.

RH850 CPUs support two different types of benchmark counters:

- **Performance-counters (BCNT0..4)** can be used for runtime measurement and/or various event counting. Runtime measurement is based on the core-clock frequency, the results are very accurate.
- **Time-counters (TCNT0..4)** can be used for runtime measurement only. Clocking of the Time-counters is based on the selected DebugPortType. The count-clock is typically slower than the core-clock. For correct runtime measurement the minimum function-runtime should be more than 5 count-clocks.

JTAG --> JTAG-clock (NOTE: TRACE32 does not support a continuous JTAG-clock --> the measurements are wrong. Counter TCNT0..4 can not be used in JTAG mode!)

LPD4 --> BaudRate frequency (set the **SYStem.BAUDRATE** as high as possible)

LPD1 --> Oscillator frequency

For information about *architecture-independent* **BMC** commands, refer to “**BMC**” (general_ref_b.pdf).

For information about *architecture-specific* **BMC** commands, see command descriptions below.

Format: **BMC.<counter>.ATOB [ON | OFF]**

Enables event triggered counter start/stop. The events are defines using ALPHA and BETA breakpoints set with Break.Set. Every time the Alpha breakpoint condition triggers, the counter is started. The counter stops when the Beta breakpoint condition is triggered.

Max-number of supported Alpha breakpoint: 1

Max-number of supported Beta breakpoints: 7

Example: Measure min-, max-, total- and average-runtime of function *sieve*. This measurement includes all interrupts, sub-function calls etc.

```
;Measure runtime of function sieve (uses performance-counters)
BMC.CLOCK SYSTEM.CORECLOCK() ; core clock frequency
BMC.AutoInit ON

BMC.BCNT0.EVENT.CLOCKS          ; AtoB TotalTime
BMC.BCNT0.ATOB.TOTAL
BMC.BCNT0.RATIO.runtime(X/CLOCK)
BMC.BCNT1.EVENT.CLOCKS          ; AtoB MinTime
BMC.BCNT1.ATOB.MIN
BMC.BCNT1.RATIO.runtime(X/CLOCK)
BMC.BCNT2.EVENT.CLOCKS          ; AtoB MaxTime
BMC.BCNT2.ATOB.MAX
BMC.BCNT2.RATIO.runtime(X/CLOCK)
BMC.BCNT3.EVENT.ATOB            ; AtoB Events
BMC.BCNT3.ATOB.TOTAL
BMC.BCNT3.RATIO.OFF
BMC.RESet
Break.Delete

;set up counter start / stop events
Break.Set sYmbol.BEGIN(sieve) /Onchip /Alpha
Break.Set sYmbol.EXIT(sieve) /Onchip /Beta

;run measurement (for 10 seconds)
BMC.Init
Go
Wait 10s
Break
```


Format: **BMC.<counter>.EVENT <event>**

<counter>:
TCNT
BCNT

<event>:
OFF
CLOCKS
ATOB
INST
BRA
EII
FEI
ASEXP
SEXP
STALL
NINT
DISINT
IFUIF
IFUIFNWR
FLASHIF
VCIIF
FLASHDF
FLASHDFNWR

OFF	Disable counter.
CLOCKS	Counts Core-Clock for BCNT, counts Debug-Clocks for TCNT.
ATOB	Counts A-to-B events.
INST	Counts instructions.
BRA	Counts branch instructions.
EII	Counts EI-interrupt acknowledges.
FEI	Counts FE-interrupt acknowledges.
ASEXP	Counts asynchronous exception acknowledges.
SEXP	Counts synchronous exception acknowledges.
STALL	Counts Stall cycles.

NINT	Count No-Interrupt cycles.
DISINT	Count Disabled-Interrupt cycles.
IFUIF	Counts IFU-Instruction fetches.
IFUIFNWR	Counts IFU-Instruction fetches with NoWaitResponse.
FLASHIF	Counts Flash-Instruction fetches.
VCIIF	Counts VCI-Instruction fetches.
FLASHDF	Counts Flash-Data fetches.
FLASHDFNWR	Counts Flash-Data fetches with NoWaitResponse.

Format: **BMC.<counter>.TRIGMODE [OFF | BREAK]**

Enable/Disable BenchMarkCounter trigger.

Stop program execution if the counter-value exceeds the predefined trigger-value **TRIGVAL**.

Default:

- Trigger if counter-value > trigger-value

If AtoB measurement is enabled:

- AtoB-MIN --> Trigger if counter-value-min < trigger-value
- AtoB-MAX --> Trigger if counter-value-max > trigger-value
- AtoB-TOTAL --> Trigger if counter-value-total > trigger-value

Format: **BMC.<counter>.TRIGVAL [<value>]**

Defines the BenchMarkCounter trigger value.

TrOnchip.CONVert

Adjust range breakpoint in on-chip resource

Format: **TrOnchip.CONVert [ON | OFF]**

The on-chip breakpoints can only cover specific ranges. If a range cannot be programmed into the breakpoint, it will automatically be converted into a single address breakpoint when this option is active. This is the default. Otherwise an error message is generated.

```
TrOnchip.CONVert ON
Break.Set 0x1000--0x17ff /Write      ; sets breakpoint at range
Break.Set 0x1001--0x17ff /Write      ; 1000--17ff sets single breakpoint
...                                   ; at address 1001

TrOnchip.CONVert OFF                 ; sets breakpoint at range
Break.Set 0x1000--0x17ff /Write      ; 1000--17ff
Break.Set 0x1001--0x17ff /Write      ; gives an error message
```

TrOnchip.RESet

Set on-chip trigger to default state

Format: **TrOnchip.RESet**

Sets the TrOnchip settings and trigger module to the default settings.

Format: **TrOnchip.SEQ** *<mode>*

<mode>:
OFF
BA
CBA
DCBA

This trigger-on-chip command selects sequential breakpoints.

OFF	Sequential break off.
BA	Sequential break, first condition, then second condition.
CBA	Sequential break, first condition, then second condition, then third condition.
DCBA	Sequential break, first condition, then second condition, then third condition and the fourth condition.

```
Break.Set sieve /Charly /Program
Var.Break.Set flags[3] /Delta /Write
TrOnchip.SEQ CD
```

TrOnchip.SIZE

Trigger on byte, word, long memory accesses

Format: **TrOnchip.SIZE** [ON | OFF]

Default: OFF.

If ON, breakpoints on single-byte, two-byte or four-byte address ranges only hit if the CPU accesses this ranges with a byte, word or long bus cycle.

Format: **TrOnchip.state**

Opens the **TrOnchip.state** window.

Format: **TrOnchip.VarCONVert [ON | OFF]**

The on-chip breakpoints can only cover specific ranges. If you want to set a marker or breakpoint to a complex variable, the on-chip break resources of the CPU may be not powerful enough to cover the whole structure. If the option **TrOnchip.VarCONVert is ON** the breakpoint will automatically be converted into a single address breakpoint. This is the default setting. Otherwise an error message is generated.

NEXUS.BTM

Program trace messaging enable

Format: **NEXUS.BTM [ON | OFF]**

Control for NEXUS program trace messaging.

ON (default) Program trace messaging enabled.

OFF Program trace messaging disabled.

NEXUS.CoreENable

Core specific trace configuration

Format: **NEXUS.CoreENable [<core_numbers>]**

Access to core specific trace configuration.

Default: All cores of the CPU are enabled and the program trace is just managed by the global setting of **NEXUS.BTM**. For e.g. a CPU with eight cores the default **<core numbers>** setting is **<0,1,2,3,4,5,6,7>**.

To disable the generation of trace messages for specific cores exclude them from the **<core numbers>** list.

NEXUS.CLIENT<x>.MODE

Set data trace mode of nexus client

Format: **NEXUS.CLIENT1.MODE [Read | Write | ReadWrite | DTM | OFF]**
NEXUS.CLIENT2.MODE [Read | Write | ReadWrite | DTM | OFF]
NEXUS.CLIENT3.MODE [Read | Write | ReadWrite | DTM | OFF]

Sets the data trace mode of the selected trace client. Select the trace client using **NEXUS.CLIENT<x>.SELECT** before setting the trace mode.

When using "DTM" the client trace mode follows the setting of **NEXUS.DTM**.

Format: **NEXUS.CLIENT1.SELECT** <client>
 NEXUS.CLIENT2.SELECT <client>
 NEXUS.CLIENT3.SELECT <client>

Selects the trace client for data tracing.

<client> Dedicated trace clients (e.g. EXT, LRAM, GRAM)

Format: **NEXUS.DTM** <mode>

<mode>: **OFF | Read | Write | ReadWrite**
 ReadLimited | WriteLimited | ReadWriteLimited

Controls the Data Trace Messaging method.

OFF Data trace messaging disabled (default)

Read Data trace messages for read accesses (load instructions)

Write Data trace messages for write accesses (store instructions)

ReadWrite Data trace messages for read and write accesses (load and store instructions)

ReadLimited
WriteLimited
ReadWrite-Limited Same as above, but exclude stack operations (sp,r3)

Format: **NEXUS.OFF**

If the debugger is used stand-alone, the trace port is disabled by the debugger.

Format: **NEXUS.ON**

The NEXUS trace port is switched on. All trace registers are configured by debugger.

NEXUS.PortMode

Set NEXUS trace port frequency

Format: **NEXUS.PortMode** *<mode>*

<mode>: Aurora NEXUS:
625MBPS | 750MBPS | 850MBPS | 1000MBPS | 1250MBPS |
1500MBPS | 1700MBPS | 2000MBPS | 2500MBPS | 3000MBPS | 3125MBPS

Sets the NEXUS trace port frequency. For parallel NEXUS, the setting is the system clock divider. For Aurora NEXUS, the setting is a fixed bit clock which is independent of the system frequency.

NOTES: Aurora NEXUS: Set the bit clock according to the processor's data sheet.

NEXUS.PortSize

Set trace port width

Format: **NEXUS.PortSize** *<portsize>*

<portsize>: Aurora NEXUS:
1Lane | 2Lane | 4Lane

Sets the nexus port width to the number of used MDO pins or Aurora lanes. The setting can only be changed if no debug session is active (**SYStem.Down**).

NEXUS.RESet

Reset NEXUS trace port settings

Format: **NEXUS.RESet**

Resets NEXUS trace port settings to default settings.

Format: **NEXUS.SFT [ON | OFF]**

Control for NEXUS software trace messaging.

SFT messages are stored in On-chip trace memory or the external NEXUS trace hardware.

NEXUS.SUSpend

Stall the program execution when FIFO full

Format: **NEXUS.SUSpend [ON | OFF]**

Stall the program execution whenever the on-chip NEXUS-FIFO threatens to overflow. If this option is enabled, the NEXUS port controller will stop the core's execution pipeline until all messages in the on-chip NEXUS FIFO are sent. Enabling this command will affect (delay) the instruction execution timing of the CPU. This system option, which is a representation of a feature of the processor, will remarkably reduce the amount of FIFO OVERFLOW errors, but can not avoid them completely.

NEXUS.SYNC

Sync trace messaging enable

Format: **NEXUS.SYNC [ON | OFF]**

Force NEXUS sync trace messaging on all branch instructions.

Note for OnchipTrace (optional bugfix):

There are RH850 devices with a bug in the NEXUS coding for Onchip-Trace. If there are flow-errors in the trace listing please set "NEXUS.SYNC ON" and try again.

NEXUS.state

Display NEXUS port configuration window

Format: **NEXUS.state**

Display NEXUS trace configuration window.

Format: **NEXUS.TimeStamps [ON | OFF]**

When enabled, the processor is configured to add timestamps to the NEXUS messages. If the chip-external trace is used (tracing to PowerTrace unit), on-chip timestamps are usually not needed, because the PowerTrace unit will add it's own timestamp. When using the on-chip trace, enable NEXUS.TimeStamps for run-time measurements.

NOTE: Timestamps will consume ~20% of the trace bandwidth/trace memory

Format:	TrOnchip.Alpha <i><function></i>
<i><function></i> :	OFF ProgramTraceON ProgramTraceOFF DataTraceON DataTraceOFF TraceEnableClient <i><x></i> TraceDataClient <i><x></i> TraceONClient <i><x></i> TraceOFFClient <i><x></i> TraceTriggerClient <i><x></i> BusTriggerClient <i><x></i> BusCountClient <i><x></i> WATCHClient <i><x></i>
<i><x></i> :	[1 2]

Configures the functionality of the Alpha breakpoint. This breakpoint can be used to configure the on-chip NEXUS trace for special core features and for the trace clients configured via **NEXUS.CLIENT***<x>***SELECT**. For a description of the functionality, see [Trace Filtering and Triggering with Debug Events](#).

Example 1: Enable the core data trace at the entry of my_func and stop the data trace when the core writes to address 0x40001230. (In contrast to TraceON/TraceOFF, here program trace is enabled permanently):

```
;Enable data trace messaging
NEXUS.DTM ReadWrite

;declare events Alpha/Beta used for trace source control
Break.Set my_func /Program /Onchip /Alpha
Break.Set 0x40001234 /Write /Onchip /Beta

;Set function of Alpha/Beta events
TrOnchip.Alpha DataTraceON
TrOnchip.Beta DataTraceOFF
```

Example 2: Enable the trace of the DMA controller for write accesses to a specified address range:

```
;select DMA trace client
  NEXUS.CLIENT1.SELECT DMA_0

;set Alpha event on address range and write access
  Break.Set D:0x40001000--0x400017FF /Write /Onchip /Alpha

;Assign Alpha event to CLIENT1, function TRACEDATA
  TrOnchip.Alpha TraceDataClient1
```

Example 3: Configure the trace of the DMA controller, so that DMA trace starts when the DMA controller writes to 0x1000 and stops when DMA controller wrote 0x1040.

```
;select DMA trace client
NEXUS.CLIENT1.SELECT DMA_0

; define events for DMA data trace on/off
Break.Set D:0x40001000 /WRITE /Onchip /Alpha
Break.Set D:0x40001040 /WRITE /Onchip /Beta

; assign events to data trace on/off for client 1
TrOnchip.Alpha TraceONClient1
TrOnchip.Beta TraceOFFClient1
```

TrOnchip.Beta

Set special breakpoint function

Format: **TrOnchip.Beta** *<function>*

See [TrOnchip.Alpha](#).

TrOnchip.Charly

Set special breakpoint function

Format: **TrOnchip.Charly** *<function>*

See [TrOnchip.Alpha](#).

Format: **TrOnchip.Delta** *<function>*

See [TrOnchip.Alpha](#).

Format: **TrOnchip.Echo** *<function>*

See [TrOnchip.Alpha](#).

Debug Connector 14 pin 100mil

Signal	Pin	Pin	Signal
TCK	1	2	GND
TRST-	3	4	FLMD0
TDO	5	6	(FLMD1)
TDI	7	8	VCC
TMS	9	10	(FLMD2)
RDY-	11	12	GND
RESET-	13	14	GND

Debug Connector	Signal Description	CPU Signal JTAG	CPU Signal LPD4	CPU Signal LPD1
TCK	JTAG-TCK, output of debugger	TCK	LPDCLK	--
$\overline{\text{TRST}}$	JTAG-TRST, output of debugger	$\overline{\text{TRST}}$	--	--
TDO	JTAG-TDO, input for debugger	TDO	LPDO	--
TDI	JTAG-TDI, input/output of debugger	TDI	LPDI	LPDIO
TMS	JTAG-TMS, output of debugger	TMS	--	--
RDYZ	READY- input of debugger	RDYZ	LPDCLKO	--
$\overline{\text{RESET}}$	RESET <ul style="list-style-type: none"> Force target Reset, output of debugger Sense target Reset, input for debugger 	$\overline{\text{RESET}}$	$\overline{\text{RESET}}$	$\overline{\text{RESET}}$
FLMD0	FLASH Mode0 signal, output of debugger <ul style="list-style-type: none"> Enable flash programming 	FLMD0	FLMD0	FLMD0
FLMD1	Mode configuration pin (optional)	PullDown	PullDown	PullDown
FLMD2	Mode configuration pin (optional, not used yet)	--	--	--

VCC	Target voltage sense, input for debugger	VCC	VCC	VCC
GND	GND	GND	GND	GND

Debug Connector AUTO26

Signal	Pin	Pin	Signal
VTREF	1	2	TMS
GND	3	4	TCK
GND	5	6	TDO
KEY(GND)	-	8	TDI
GND(PRESENCE)	9	10	RESET-
GND	11	12	N/C
GND	13	14	WDTDIS
GND	15	16	TRST
GND	17	18	FLMD0
GND	19	20	RDY-
GND	21	22	BREQ-
GND	23	24	BGRNT-
GND	25	26	EXTIO

Parallel NEXUS Connector (Debug and Trace)

MICTOR 38-pin for debug and trace

Signal	Pin	Pin	Signal
MDO12	1	2	MDO13
MDO14	3	4	MDO15
MDO09	5	6	N/C
N/C	7	8	MDO08
(DBG-RESET)	9	10	EVTI-
(DBG-TDO)	11	12	VTREF
MDO10	13	14	(DBG-RDY)
(DBG-TCK)	15	16	MDO07
(DBG-TMS)	17	18	MDO06
(DBG-TDI)	19	20	MDO05
(DBG-TRST)	21	22	MDO04
MDO11	23	24	MDO03
N/C	25	26	MDO02
N/C	27	28	MDO01
(FLMD2)	29	30	MDO00
N/C	31	32	EVTO-
(FLMD1)	33	34	MCKO
N/C	35	36	MSEO1-
(FLMD0)	37	38	MSEO0-

Signals in brackets are optional. These could be used if no additional 14pin debug connector is available on the target. Please use an adaptor (LA-3885) to split the target signals for debug and trace.

Signal	Pin	Pin	Signal
TX0+	1	2	VCC
TX0-	3	4	TCK
GND	5	6	TMS
TX1+	7	8	TDI
TX1-	9	10	TDO
GND	11	12	TRST-
TX2+	13	14	FLMD0
TX2-	15	16	(EVTI-)
GND	17	18	EVTO-
TX3+	19	20	(FLMD1)
TX3-	21	22	RESET-
GND	23	24	GND
N/C	25	26	CLK+
(WDTDIS)	27	28	CLK-
GND	29	30	GND
(ETK-BREQ)	31	32	RDY-
(ETK-BGNT)	33	34	RESOUT-

This target pin-assignment requires adaptors to connect to the TRACE32 tools.

LA-xxxx: Convert SAMTEC 34pin -> SAMTEC 40pin (Trace only)

LA-xxxx: Split-adapter SAMTEC 34pin -> SAMTEC 40pin, RH850-14pin, RH850-Automotive

We recommend to place the even numbered pins at the PCB border side (flex cable won't be twisted).

Aurora NEXUS SAMTEC 40-pin (Trace only)

SAMTEC 40-pin (Trace only)

Signal	Pin	Pin	Signal
N/C	1	2	VCC
N/C	3	4	N/C
GND	5	6	GND
N/C	7	8	N/C
N/C	9	10	N/C
GND	11	12	GND
TX0+	13	14	N/C
TX0-	15	16	N/C
GND	17	18	GND
N/C	19	20	N/C
N/C	21	22	N/C
GND	23	24	GND
TX1+	25	26	N/C
TX1-	27	28	N/C
GND	29	30	GND
N/C	31	32	N/C
N/C	33	34	N/C
GND	35	36	EVTI-
CREF+	37	38	EVTO-
CREF-	39	40	N/C

We recommend to place the even numbered pins at the PCB border side (flex cable won't be twisted).

Available Tools

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
R7F701002			YES				YES
R7F701003			YES				YES
R7F701006			YES				YES
R7F701007			YES				YES
R7F701008			YES				YES
R7F701009			YES				YES
R7F701010			YES				YES
R7F701011			YES				YES
R7F701012			YES				YES
R7F701013			YES				YES
R7F701014			YES				YES
R7F701015			YES				YES
R7F701016			YES				YES
R7F701017			YES				YES
R7F701018			YES				YES
R7F701019			YES				YES
R7F701020			YES				YES
R7F701021			YES				YES
R7F701022			YES				YES
R7F701023			YES				YES
R7F701024			YES				YES
R7F701025			YES				YES
R7F701026			YES				YES
R7F701027			YES				YES
R7F701028			YES				YES
R7F701029			YES				YES
R7F701030			YES				YES
R7F701031			YES				YES
R7F701032			YES				YES
R7F701033			YES				YES
R7F701034			YES				YES
R7F701035			YES				YES
R7F701040			YES				YES
R7F701041			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
R7F701042			YES				YES
R7F701043			YES				YES
R7F701044			YES				YES
R7F701045			YES				YES
R7F701046			YES				YES
R7F701047			YES				YES
R7F701048			YES				YES
R7F701049			YES				YES
R7F701050			YES				YES
R7F701051			YES				YES
R7F701052			YES				YES
R7F701053			YES				YES
R7F701054			YES				YES
R7F701055			YES				YES
R7F701056			YES				YES
R7F701057			YES				YES
R7F701060			YES				YES
R7F701062			YES				YES
R7F701064			YES				YES
R7F701065			YES				YES
R7F701067			YES				YES
R7F701069			YES				YES
R7F701070			YES				YES
R7F701201			YES				YES
R7F701202			YES				YES
R7F701204			YES				YES
R7F701205			YES				YES
R7F701215			YES				YES
R7F701216			YES				YES
R7F701260			YES				YES
R7F701263			YES				YES
R7F701265			YES				YES
R7F701266			YES				YES
R7F701270			YES				YES
R7F701271			YES				YES
R7F701300			YES				YES
R7F701301			YES				YES
R7F701302			YES				YES
R7F701303			YES				YES
R7F701304			YES				YES
R7F701305			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
R7F701306			YES				YES
R7F701307			YES				YES
R7F701308			YES				YES
R7F701309			YES				YES
R7F701310			YES				YES
R7F701311			YES				YES
R7F701312			YES				YES
R7F701313			YES				YES
R7F701314			YES				YES
R7F701315			YES				YES
R7F701318			YES				YES
R7F701319			YES				YES
R7F701320			YES				YES
R7F701321			YES				YES
R7F701322			YES				YES
R7F701323			YES				YES
R7F701325			YES		YES		YES
R7F701326			YES				YES
R7F701327			YES				YES
R7F701328			YES				YES
R7F701329			YES				YES
R7F701330			YES				YES
R7F701331			YES				YES
R7F701333			YES				YES
R7F701334A			YES		YES		YES
R7F701336			YES				YES
R7F701337			YES				YES
R7F701339			YES				YES
R7F701341			YES				YES
R7F701343			YES				YES
R7F701345			YES				YES
R7F701352			YES				YES
R7F701362			YES				YES
R7F701370A			YES		YES		YES
R7F701371			YES				YES
R7F701372			YES				YES
R7F701373			YES				YES
R7F701374			YES				YES
R7F701375			YES				YES
R7F701376			YES				YES
R7F701377			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
R7F701378			YES				YES
R7F701379			YES				YES
R7F701380			YES				YES
R7F701381			YES				YES
R7F701382			YES				YES
R7F701383			YES				YES
R7F701384			YES				YES
R7F701385			YES				YES
R7F701393			YES				YES
R7F701394			YES				YES
R7F701401			YES				YES
R7F701402			YES				YES
R7F701403			YES				YES
R7F701404			YES				YES
R7F701405			YES				YES
R7F701406			YES				YES
R7F701407			YES				YES
R7F701408			YES				YES
R7F701410			YES				YES
R7F701411			YES				YES
R7F701412			YES				YES
R7F701421			YES				YES
R7F701422			YES				YES
R7F701423			YES				YES
R7F701424			YES				YES
R7F701425			YES				YES
R7F701426			YES				YES
R7F701427			YES				YES
R7F701428			YES				YES
R7F701430			YES				YES
R7F701431			YES				YES
R7F701432			YES				YES
R7F701490			YES		YES		YES
R7F701501			YES				YES
R7F701502			YES				YES
R7F701503			YES				YES
R7F701506			YES				YES
R7F701507			YES				YES
R7F701508			YES				YES
R7F701511			YES				YES
R7F701512			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
R7F701513			YES				YES
R7F701515			YES		YES		YES
R7F701521			YES				YES
R7F701522			YES				YES
R7F701524			YES				YES
R7F701525			YES				YES
R7F701526			YES				YES
R7F701527			YES				YES
R7F701528			YES				YES
R7F701529			YES				YES
R7F701530			YES				YES
R7F701531			YES				YES
R7F701542			YES				YES
R7F701543			YES				YES
R7F701544			YES				YES
R7F701545			YES				YES
R7F701546			YES				YES
R7F701547			YES				YES
R7F701548			YES				YES
R7F701549			YES				YES
R7F701552			YES				YES
R7F701553			YES				YES
R7F701557			YES				YES
R7F701560			YES				YES
R7F701561			YES				YES
R7F701562			YES				YES
R7F701563			YES				YES
R7F701564			YES				YES
R7F701565			YES				YES
R7F701566			YES				YES
R7F701567			YES				YES
R7F701568			YES				YES
R7F701569			YES				YES
R7F701572			YES				YES
R7F701573			YES				YES
R7F701577			YES				YES
R7F701580			YES				YES
R7F701581			YES				YES
R7F701582			YES				YES
R7F701583			YES				YES
R7F701584			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
R7F701585			YES				YES
R7F701586			YES				YES
R7F701587			YES				YES
R7F701588			YES				YES
R7F701589			YES				YES
R7F701592			YES				YES
R7F701593			YES				YES
R7F701597			YES				YES
R7F701602			YES				YES
R7F701603			YES				YES
R7F701610			YES				YES
R7F701611			YES				YES
R7F701612			YES				YES
R7F701613			YES				YES
R7F701620			YES				YES
R7F701621			YES				YES
R7F701622			YES				YES
R7F701623			YES				YES
R7F701634			YES				YES
R7F701635			YES				YES
R7F701636			YES				YES
R7F701637			YES				YES
R7F701638			YES				YES
R7F701639			YES				YES
R7F701640			YES				YES
R7F701641			YES				YES
R7F701642			YES				YES
R7F701643			YES				YES
R7F701644			YES				YES
R7F701645			YES				YES
R7F701646			YES				YES
R7F701647			YES				YES
R7F701648			YES				YES
R7F701649			YES				YES
R7F701650			YES				YES
R7F701651			YES				YES
R7F701652			YES				YES
R7F701653			YES				YES
R7F701684			YES				YES
R7F701685			YES				YES
R7F701686			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
R7F701687			YES				YES
R7F701688			YES				YES
R7F701689			YES				YES
R7F701690			YES				YES
R7F701691			YES				YES
R7F701692			YES				YES
R7F701693			YES				YES
R7F701694			YES				YES
R7F701695			YES				YES
R7F701700			YES				YES
R7F701701			YES				YES
R7F701702			YES				YES
R7F701703			YES				YES
R7F701704			YES				YES
R7F701705			YES				YES
R7F701706			YES				YES
R7F701707			YES				YES
R7F701708			YES				YES
R7F701709			YES				YES
R7F701710			YES				YES
R7F701711			YES				YES
R7F701712			YES				YES
R7F701713			YES				YES
R7F701714			YES				YES
R7F701715			YES				YES
R7F701Z00			YES				YES
R7F701Z04			YES				YES
R7F701Z05			YES				YES
R7F701Z06			YES				YES
R7F701Z07			YES				YES
R7F701Z11			YES				YES
R7F701Z12			YES				YES
R7F701Z18			YES				YES
R7F702001EABG			YES				YES
R7F702001EAFF			YES				YES
R7F702002EABA			YES				YES
R7F702002EABG			YES				YES
R7F702003EABA			YES				YES
R7F702Z00ADBG			YES		YES		YES
R7F702Z01EDBG			YES		YES		YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
R7F702Z01EDFP			YES				YES
R7F702Z02EDBA			YES		YES		YES
R7F702Z02EDBG			YES		YES		YES
R7F702Z03EDBA			YES		YES		YES
R7F702Z04EDBA			YES		YES		YES

Compilers

Language	Compiler	Company	Option	Comment
C	CARH850	Renesas Technology, Corp.	ELF/NEC	
C	VX-RH850	TASKING	ELF/DWARF	
C/C++	GREENHILLS-C	Greenhills Software Inc.	ELF/DWARF	
C/C++	ICCRH850	IAR Systems AB	UBROF	
C/C++	CUBESUITE+	Renesas Technology, Corp.	ELF	

Target Operating Systems

Company	Product	Comment
Segger	embOS	4.24
-	OSEK	via ORTI

3rd-Party Tool Integrations

CPU	Tool	Company	Host
	WINDOWS CE PLATF. BUILDER	-	Windows
	CODE::BLOCKS	-	-
	C++TEST	-	Windows
	ADENEO	-	
	X-TOOLS / X32	blue river software GmbH	Windows
	CODEWRIGHT	Borland Software Corporation	Windows
	CODE CONFIDENCE TOOLS	Code Confidence Ltd	Windows
	CODE CONFIDENCE TOOLS	Code Confidence Ltd	Linux
	EASYCODE	EASYCODE GmbH	Windows
	ECLIPSE	Eclipse Foundation, Inc	Windows
	CHRONVIEW	Inchron GmbH	Windows
	LDRA TOOL SUITE	LDRA Technology, Inc.	Windows
	UML DEBUGGER	LieberLieber Software GmbH	Windows
	SIMULINK	The MathWorks Inc.	Windows
	ATTOL TOOLS	MicroMax Inc.	Windows
	VISUAL BASIC INTERFACE	Microsoft Corporation	Windows
	LABVIEW	NATIONAL INSTRUMENTS Corporation	Windows
	RAPITIME	Rapita Systems Ltd.	Windows
	RHAPSODY IN MICROC	IBM Corp.	Windows
	RHAPSODY IN C++	IBM Corp.	Windows
	DA-C	RistanCASE	Windows
	TRACEANALYZER	Symtavigation GmbH	Windows
	ECU-TEST	TraceTronic GmbH	Windows
	UNDODB	Undo Software	Linux
	TA INSPECTOR	Vector	Windows
	VECTORCAST UNIT TESTING	Vector Software	Windows
	VECTORCAST CODE COVERAGE	Vector Software	Windows

Product Information

Debugger

OrderNo Code	Text
LA-3719 JTAG-RH850	Debugger for RH850/V850 (ICD) supports RH850 via JTAG, LPD4, LPD1 ICU-M core support included supports V850 via NWIRE includes software for Windows, Linux and MacOSX requires Power Debug Interface USB 2.0/USB 3.0, Power Debug Ethernet, Power Debug II or PowerDebug PRO debug cable with 14 pin connector
LA-3719A DEBUG-RH850-A	Debugger for RH850 Additional supports RH850
LA-3739 DEBUG-RH850-AUTO	Debugger for RH850/V850 Automotive supports RH850 via JTAG, LPD4 ICU-M core support included supports V850 via NWIRE includes software for Windows, Linux and MacOSX requires Power Debug Interface USB 2.0/USB 3.0, Power Debug Ethernet, Power Debug II or PowerDebug PRO debug cable with 26 pin connector
LA-3734X ONCHIP-TRACE-RH850	Onchip Trace Support for RH850 Support for onchip trace on RH850 please add the base serial number of your debug cable to your order
LA-2700 CON-AUTO26-JTAG14-RH	Conv. AUTO26 to JTAG14 RH850 Converter from Automotive Debug Cable (26-pin) to 14 Pin RH850 connector on target for LA-3739 (Debugger for RH850 Automotive)
LA-2701 CON-JTAG14-AUTO26-RH	Conv. JTAG14 RH850 to AUTO26 Converter from 14 pin debug connector for RH850 to AUTO26 use with LA-3719 (Debugger for RH850) to connect to targets designed for LA-3739 (Debugger for RH850 Automotive)
LA-2702 CON-JTAG14-NWIRE	Conv. JTAG14 RH850 to V850 N-Wire Converter from 14 pin debug connector for RH850 to 20 pin N-Wire for V850 use with LA-3719 (Debugger for RH850)

OrderNo Code	Text
LA-3909 PP-RH850	Preprocessor for RH850/V850 Preprocessor for RH850 and V850 with parallel Nexus trace interface Voltage range: 1..5 V TRACE port: 2..16 MDO (data) lines 1..2 MSEO (control) lines Data Bandwidth: up to 200 MBit/s Connector: 76 pin mictor connector requires PowerTrace II
LA-3909A PP-RH850-A	Trace License for RH850/V850 Supports RH850 and V850 tracing please add the serial number of the preprocessor to your order
LA-3885 CONV-MIC76-MIC38	Conv. Mictor76 to Mictor38 (RH850/V850) Converter from Mictor76 to Mictor38 for LA-3909 (Preprocessor for RH850/V850 Flex Cable)
LA-3918 PP-RH850-AFII	Preprocessor for RH850 AutoFocus II Preprocessor for RH850 parallel Nexus trace interface Variable threshold level and termination voltage, AUTOFOCUS self calibration technology, Voltage range: 1.2 to 3.3V Trace port: 2..16 MDO (data), 1..2 MESO (control) Bandwidth: 600 MBaud (300MHz clock speed, DDR) Connector: 38 pin mictor connector requires PowerTrace II
LA-3918A PP-RH850-AFII-A	Trace License for RH850 on AutoFocus II Supports RH850 parallel Nexus tracing please add the serial number of the preprocessor to your order

OrderNo Code	Text
LA-3943 PP-RH850-HF	Preproc. RH850 HSTP HF-Flex Preprocessor for RH850 with serial Nexus trace interface including Samtec 40-pin flex extension cable requires PowerTrace II Supported speeds per lane: 4 lanes @ 4.25Gbps 3 lanes @ 6.0Gbps 2 lanes @ 6.25Gbps 1 lane @ 6.25Gbps
LA-3943A PP-RH850-HF-A	Trace Licence RH850 HF Supports RH850 Aurora NEXUS (high-speed trace port) requires serial preprocessor hardware newer than 08/12 (serial number >= C12080164145) please add the serial number of the serial preprocessor to your order
LA-3896 CON-RH850/40-SAM60	Conv. RH850 Aurora SAM40 to SAM60 Converter to connect a RH850 HSTP Aurora Preprocessor to the Renesas Evalboard: RH850-CCC-404PIN-PB-T1-V1
LA-2771 CONV-SAM40/AUTO26-RH	Conv. Sam40 HSTP+AUTO26+RH850 to Samtec34 Converter JTAG-RH850 of LA-3719 (Debugger RH850 14pin) and from AUTO26 of LA-3739 (Debugger RH850 Automotive) and Samtec 40 pin of LA-3943 (Preproc. RH850 HSTP HF-Flex) to Samtec ERF 34-pin RH850 pinout Includes Samtec 34-pin flex extension

Order Information

Debugger

Order No.	Code	Text
LA-3719	JTAG-RH850	Debugger for RH850/V850 (ICD)
LA-3719A	DEBUG-RH850-A	Debugger for RH850 Additional
LA-3739	DEBUG-RH850-AUTO	Debugger for RH850/V850 Automotive
LA-3734X	ONCHIP-TRACE-RH850	Onchip Trace Support for RH850
LA-2700	CON-AUTO26-JTAG14-RH	Conv. AUTO26 to JTAG14 RH850
LA-2701	CON-JTAG14-AUTO26-RH	Conv. JTAG14 RH850 to AUTO26
LA-2702	CON-JTAG14-NWIRE	Conv. JTAG14 RH850 to V850 N-Wire
Additional Options		
LA-3738	DEBUG-MPC-TC-AUTO	Debugger-Bundle MPC5xxx/TriCore Automotive
LA-3736	DEBUG-MPC5XXX-AUTO	JTAG Debugger for MPC5xxx Automotive
LA-3737	DEBUG-TRICORE-AUTO	Debugger for TriCore Automotive
LA-3501	GALVANIC-ISOLATION	Galvanic Isolation for Debug Cable
LA-3760A	JTAG-XTENSA-A	JTAG Debugger License for Xtensa Add.
LA-7960X	MULTICORE-LICENSE	License for Multicore Debugging

Parallel Nexus Trace

Order No.	Code	Text
LA-3909	PP-RH850	Preprocessor for RH850/V850
LA-3909A	PP-RH850-A	Trace License for RH850/V850
LA-3885	CONV-MIC76-MIC38	Conv. Mictor76 to Mictor38 (RH850/V850)
LA-3918	PP-RH850-AFII	Preprocessor for RH850 AutoFocus II
LA-3918A	PP-RH850-AFII-A	Trace License for RH850 on AutoFocus II

Order No.	Code	Text
LA-3943	PP-RH850-HF	Preproc. RH850 HSTP HF-Flex
LA-3943A	PP-RH850-HF-A	Trace Licence RH850 HF
LA-3896	CON-RH850/40-SAM60	Conv. RH850 Aurora SAM40 to SAM60
LA-2771	CONV-SAM40/AUTO26-RH	Conv. Sam40 HSTP+AUTO26+RH850 to Samtec34
Additional Options		
LA-3912A	PP-TRICORE-AGBT-A	Trace License for TriCore AGBT