TRACE32 Online Help
TRACE32 Directory
TRACE32 Index

TRACE32 Documents
ICD In-Circuit Debugger
Processor Architecture Manuals
TriCore

PCP Debugger Reference
Warning
Introduction
Brief Overview of Documents for New Users
PCP Debugger Implementations
Example Scripts

Quick Start
Quick Start for OCDS-L1 Debugger
1. Prepare the Start
2. Configure the TriCore ICD for Debugging
3. Select the Device Prompt B: for the ICD Debugger
4. Select the CPU Type to load the CPU specific Settings
5. Enter Debug Mode
6. Load symbols for your Application Program
7. Write a Start-up Script

Quick Start for Tracing with OCDS-L2 Trace (Analyzer)
1. Prepare the Debugger
2. Connect the PreProcessor to the Trace Connector on the Target
3. Delegate Trace Control
4. Fine Tuning
5. Start and Stop Tracing
6. View the Results

Quick Start for Tracing with OCDS-L3 Trace (On-chip Trace)
1. Prepare the Debugger
2. Configure the On-chip Trace
5. Start and Stop Tracing
6. View the Results

OCDS-L1 Debugger
Troubleshooting
SYStem.Option PermanentBP
Enable breakpoints when single stepping

SYStem.Option PSIZE
PCP PRAM size

SYStem.Option RegBASE
PCP configuration register base address

SYStem.Option SessKEYHIGH
Key for unlocking on-chip trace memory

SYStem.Option SessKEYLOW
Key for unlocking on-chip trace memory

SYStem.Option TB1766FIX
Bug fix for some TC1766 TriBoards

**CPU specific TriggerOnchip Commands**

- Internal Break Bus (JTAG)
- Trace Break Signals (OCDS-L2)
- TrOnchip.BreakIN
  Connect break target PCP to BreakBus
- TrOnchip.BreakOUT
  Connect break source PCP to BreakBus
- TrOnchip.CONVert
  Not relevant for the PCP architecture
- TrOnchip.RESet
  Reset settings for the on-chip trigger unit
- TrOnchip.SusTarget
  Connect PCP to the suspend bus

**CPU specific BenchMarkCounter Commands**

- BMC.<counter>.ATOB
  Advise counter to count within AB-range

**JTAG Connector**

**Trace Connector**

**Support**

- Available Tools
- Compilers
- Target Operating Systems
- 3rd-Party Tool Integrations

**Products**

- Product Information
- Order Information

©1989-2019 Lauterbach GmbH
## Warning

| WARNING: | To prevent debugger and target from damage it is recommended to connect or disconnect the debug cable only while the target power is OFF. |

Recommendation for the software start:

1. Disconnect the debug cable from the target while the target power is off.
2. Connect the host system, the TRACE32 hardware and the debug cable.
3. Power ON the TRACE32 hardware.
4. Start the TRACE32 software to load the debugger firmware.
5. Connect the debug cable to the target.
6. Switch the target power ON.
7. Configure your debugger e.g. via a start-up script.

Power down:

1. Switch off the target power.
2. Disconnect the debug cable from the target.
3. Close the TRACE32 software.
4. Power OFF the TRACE32 hardware.
Introduction

This document describes the processor specific settings and features for the ICD PCP and the Trace extensions.

Please keep in mind that only the Processor Architecture Manual (the document you are reading at the moment) is CPU specific, while all other parts of the online help are generic for all CPUs supported by Lauterbach. So if there are questions related to the CPU, the Processor Architecture Manual should be your first choice.

ICD PCP requires the ICD of the main core to be running and in SYStem.Mode Up. Currently PCP is only implemented in TriCore chips.

Brief Overview of Documents for New Users

Architecture-independent information:

- “Debugger Basics - Training” (training_debugger.pdf): Get familiar with the basic features of a TRACE32 debugger.
- “T32Start” (app_t32start.pdf): T32Start assists you in starting TRACE32 PowerView instances for different configurations of the debugger. T32Start is only available for Windows.
- “General Commands” (general_ref_<x>.pdf): Alphabetic list of debug commands.

Architecture-specific information:

- “Processor Architecture Manuals”: These manuals describe commands that are specific for the processor architecture supported by your debug cable. To access the manual for your processor architecture, proceed as follows:
- “OS Awareness Manuals” (rtos_<os>.pdf): TRACE32 PowerView can be extended for operating system-aware debugging. The appropriate OS Awareness manual informs you how to enable the OS-aware debugging.

TriCore debugging:

- “TriCore Debugger and Trace” (debugger_tricore.pdf): General information about the ICD TriCore
Lauterbach has implemented two different approaches for a PCP debugger:

- **Integrated PCP Debugger**
  
  The first approach was the Integrated or Internal PCP Debugger which is integrated into ICD TriCore. At that point of time it was technically the only solution, although it has various restrictions. For example an Inline Assembler, HLL support, source file listing or powerful trace analysis is not possible.

- **External PCP Debugger**
  
  Various improvements of the PCP tool chain, such as a C/C++ compiler, the requirement of displaying source code or the integration of third-party tools as the VAST simulator required outsourcing of the PCP debugger into its own PowerView instance.

| Note that the Integrated PCP Debugger is discontinued but still available for compatibility reasons. |

### Example Scripts

In your TRACE32 installation directory there is a subdirectory `~/demo/pcp/` where you will find example scripts and demo software:

| ~/demo/pcp/ | Startup example explaining how to start a TRACE32 PowerView instance for TriCore and PCP including an example application. |
Quick Start

This chapter helps you to prepare your Debugger for PCP. Depending on your application not all steps might be necessary. It is assumed that you are using a TC1766 B-Step on an Infineon TriBoard.

For some applications additional steps might be necessary that are not described here. See **Example Scripts** for more details.

Quick Start for OCDS-L1 Debugger

1. Prepare the Start

Connect the Debug Cable to your target. Check the orientation of the connector. Pin 1 of the debug cable is marked with a small triangle next to the nose of the target connector.

Power up your TRACE32 system (not necessary on PODPC).

Start a PowerView instance for the host-core (TriCore in this example) and for PCP (see also **Coupling of PCP and Host-core Debugger**):

- Start the TRACE32 Debugger Software for TriCore. Make sure the configuration file for the TriCore Instance (e.g. `config_tricore.t32`) contains the line `CORE=1`.
- Start the TRACE32 Debugger Software for PCP. Make sure the configuration file for the PCP Instance (e.g. `config_pcp.t32`) contains the line `CORE=2`.

Power up your Target.

To prevent damage please take care to follow this sequence all the time you are preparing a start.

2. Configure the TriCore ICD for Debugging

Refer to **“TriCore Debugger and Trace”** (debugger_tricore.pdf) for information on how to do this.

Since PCP needs to be initialized by the TriCore CPU, execute your application so that PCP code and data is loaded into PCPmemory. This is usually done by executing the TriCore startup code until the `main` label.

Remember that these steps have to be performed on the TriCore PowerView instance.
3. Select the Device Prompt B: for the ICD Debugger

On all TRACE32 tool configurations except for the emulator device B:: is already selected.

4. Select the CPU Type to load the CPU specific Settings

```
SYStem.CPU TC1766
```

It is strongly recommended to select the specific CPU instead of PCP1 or PCP2 which are only dedicated for hardware configurations not known by TRACE32.

5. Enter Debug Mode

```
SYStem.Up
```

Reset CPU and enter debug mode. After this command is executed, it is possible to access memory and registers.

ICD PCP requires an ICD TriCore which is configured and up. SYStem.Mode Up will fail for PCP if ICD TriCore is in SYStem.Mode Down.

6. Load symbols for your Application Program

```
Data.LOAD.Elf myprog.elf /NoCODE /NOREG ; ELF specifies the format, myprog is the file name
```

The options of the Data.LOAD command depend on the file format generated by the compiler. For information on the compiler options refer to the section Compiler. A detailed description of the Data.LOAD command is given in “General Commands Reference”.

Since the PCP code is normally loaded by the TriCore application only the symbols have to be loaded.
7. Write a Start-up Script

Now the quick start is done. If you were successful you can start to debug. It is recommended to prepare a PRACTICE script (*.cmm, ASCII file format) to be able to do all the necessary actions with only one command.

Here is a typical start sequence:

```
**B::** ; select the ICD device prompt
WinCLEAR ; clear all windows
SYStem.CPU TC1766 ; select CPU
SYStem.Up ; reset target and enter debug mode
Data.LOAD.Elf myprog.elf /NoCODE /NoRegister ; load symbols for PCP application
Data.List ; open disassembly window *)
Register.view /SpotLight ; open register window *)
Frame.view /Locals /Caller ; open the stack frame with ; local variables *)
Var.Watch %Spotlight flags ast ; open watch window for variables *)
**PER.view** ; open window with peripheral register ; *)
Break.Set main ; set breakpoint to function main
Break.Set P:0x0200 /Program ; set software breakpoint to address ; P:0x0200
```

*) These commands open windows on the screen. The window position can be specified with the WinPOS command.

For information about how to create a PRACTICE script file (*.cmm file), refer to “Debugger Basics - Training” (training_debugger.pdf). There you can also find some information on basic actions with the debugger.
Quick Start for Tracing with OCDS-L2 Trace (Analyzer)

It is assumed that you are tracing a TC1766 B-Step on an Infineon TriBoard-TC1766.300 or above.

1. Prepare the Debugger

Load your application and prepare for debug. See “Quick Start for OCDS-L1 Debugger” for more details.

Make sure that the TriCore debugger is also prepared for debugging. If required by the target, it is especially necessary to set up the trace port correctly. It is recommended to set it up on ICD TriCore. See “Quick Start for Tracing with OCDS-L2 Trace (Analyzer)” in “TriCore Debugger and Trace” (debugger_tricore.pdf) for more information on how to do this.

2. Connect the PreProcessor to the Trace Connector on the Target

Plug the PreProcessor into the trace connector on the target board. In case of an AMP40 connector you need to care for the correct orientation of the connector. Check for Pin 1.

3. Delegate Trace Control

With the ICD PCP, two PowerView instances are active which share the same trace module and the same pre-processor. By default, both instances try to control them which results in undefined behavior. Since the TriCore chip only outputs either TriCore or PCP trace data, the solution is to disable the unused trace.

To do so, change to the PowerView instance which should not record, and disable the Analyzer. E.g. if PCP should be traced, change to ICD TriCore and execute the following command:

```
Analyzer.DISable ; disables the Analyzer for the ICD where it is executed on
```

Use Analyzer.OFF to re-enable the Analyzer.

4. Fine Tuning

```
Analyzer.Clock 20.0MHz ; specify CPU clock
```

The preprocessor uses a compression algorithm which affects the accuracy of the timestamp information. For improving the accuracy by the factor 4, specify the CPU clock frequency.

The trace is now configured.
5. Start and Stop Tracing

<table>
<thead>
<tr>
<th>Go</th>
<th>; start tracing</th>
</tr>
</thead>
<tbody>
<tr>
<td>Break</td>
<td>; stop tracing</td>
</tr>
</tbody>
</table>

Recording is stopped when the TriCore halts, e.g. when a breakpoint was hit.

6. View the Results

| Analyzer.List | ; view recorded trace data |
Quick Start for Tracing with OCDS-L3 Trace (On-chip Trace)

It is assumed that you are tracing a TC1766ED B-Step on an Infineon TriBoard-TC1766.

1. Prepare the Debugger

Load your application and prepare for debug. See “Quick Start for OCDS-L1 Debugger” for more details.

Make sure that the TriCore debugger is also prepared for debugging. See "Quick Start for Tracing with OCDS-L3 Trace (Analyzer)" in “TriCore Debugger and Trace” (debugger_tricore.pdf) for more information on how to do this.

2. Configure the On-chip Trace

Onchip.SIZE 262144. ; select trace memory size

Specifies the size of the on-chip trace memory. The given value is auto corrected to possible sizes. Note that the size for ICD TriCore and ICD PCP is always the same.

5. Start and Stop Tracing

Go ; start tracing

Break ; stop tracing

Note that tracing can also be stopped by a breakpoint.

6. View the Results

Onchip.List ; view recorded trace data
Troubleshooting

SYStem.Up Errors

The SYStem.Up command is the first command of a debug session where communication with the target is required. If you receive error messages while executing this command this may have the following reasons.

- ICD TriCore is not yet Up.
Memory Classes

The following memory classes are available:

<table>
<thead>
<tr>
<th>Memory Class</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>Program</td>
</tr>
<tr>
<td>D</td>
<td>Data</td>
</tr>
<tr>
<td>EEC</td>
<td>Emulation Memory on EEC. Only available on TriCore Emulation Devices for accessing the Emulation Extension Chip</td>
</tr>
<tr>
<td>FPI</td>
<td>FPI Bus address space. Provides a view on the internal buses as seen by the debugger through the FPI bus. Some bus devices such as internal memories may have a different address mappings as usually. The debugger does not do any address remapping as the host CPU debugger does.</td>
</tr>
</tbody>
</table>

Prepending an E as attribute to the memory class will make memory accesses possible even when the CPU is running. See `SYStem.MemAccess` and `SYStem.CpuAccess` for more information.

`SYStem.Option DUALPORT` will enable the runtime update of almost all windows, the memory class attribute E is not necessary. Although the core is not stopped for accessing the memory this can slow down program execution since the CPU and debugger both access the FPI bus.
Breakpoints

PCP currently only supports software breakpoints. So only program breakpoints are possible. You can check your currently set breakpoints with the command **Break.List**.

Examples for Breakpoints

- Example for instruction breakpoint:

  ```
  Break.Set P:0x01F8 /Program ; software breakpoint on instruction
  ```
OCDS Trace

OCDS-L2 Flow Trace (Analyzer)

Use Trace.METHOD Analyzer for selecting the Analyzer.

Supported Features

- Program Flow Trace for PCP
- Timestamps

Note that it is not possible to trace TriCore and PCP at the same time.

Trace Hardware

The trace hardware for PCP is the very same as for TriCore. See the appropriate chapters in “TriCore Debugger and Trace” (debugger_tricore.pdf) for more information.

Troubleshooting for OCDS-L2 Trace

No Trace

There are different reasons possible:

- CPU trace port not mapped.
  On many chips the trace port shares its functionality with another peripheral. In this case, one or more dedicated registers have to be set correctly. For TriCore, see also the demo scripts in the TRACE32 installation directory: ~/demo/tricore/hardware/*. 

- Reference voltage not set up correctly (new trace hardware only).
  - Reference voltage pin on trace connector connected?
  - Value set to the middle of the trace signal?

- Poor trace/clock signal (new trace hardware only).
  Change termination setting.
There are different reasons possible:

- **CPU trace port not mapped.**
  Mostly the trace port shares its functionality with another peripheral. In this case, one or more dedicated registers have to be set correctly. See the host CPU’s demo scripts.

- **Reference voltage not set up correctly (new trace hardware only).**
  - Reference voltage pin on trace connector connected?
  - Value set to the middle of the trace signal?

- **Poor trace/clock signal (new trace hardware only).**
  Change termination setting.

- **Setup/hold time violation.**
  - 3 ns setup / 1 ns hold time needed.
  - sample point: falling edge.

- **Code modification during runtime.**
  Self modifying code is not supported.
OCDS-L3 On-chip Trace

On-chip Tracing is only possible with an Infineon Emulation Device.

Use Trace.METHOD Onchip for selecting the on-chip trace.

Supported Features

- Program Flow Trace for PCP
- Data Trace for TriCore and PCP
- Ownership Trace for PCP
- Timestamps
- Simple Trace Control

A trace source can either be TriCore, PCP or both at the same time. It is not possible to enable a trace stream (e.g. Program Flow or Data Trace) for only one trace source when both are enabled. Tracing TriCore is set up in ICD TriCore.

Trace Control

The On-chip settings can be done with the Onchip commands, e.g. from the Onchip.view window. The settings affect both TriCore and PCP Trace.

The trace results for TriCore can be viewed in the TriCore PowerView instance, the trace results for PCP in the PCP PowerView instance.

To correlate TriCore and PCP trace records with the /Track option see the InterCom commands in “PowerView Command Reference” (ide_ref.pdf) commands.

Onchip.AutoArm has only an effect on TriCore and not on PCP. Always make sure that PCP is running when arming the trace.

Additional information

For additional information in OCDS-L3 trace see chapter OCDS-L3 On-chip Trace in “TriCore Debugger and Trace” (debugger_tricore.pdf).
Simple Trace Control is currently not supported for PCP.
PCP is an Auxiliary Processing Unit, a sub-core which depends on the system it is implemented in. Currently it is included in chips with a TriCore CPU as host-core.

For each core in a multi-core scenario, an instance of the TRACE32 PowerView software has to be started although the low-level debug driver runs on the same Power Debug module. This chapter describes the necessary steps for configuring both PowerView instances via a config file. The Windows software “T32Start” (app_t32start.pdf) provides an easy way to configure this.

The following examples use the TriCore Debugger in case PCP is included within a TriCore chip. For more information on TRACE32 configuration files see chapter File config.t32 in “TRACE32 Installation Guide” (installation.pdf).

Modify TRACE32 configuration files

- Add the line CORE=1 to the TriCore configuration file (e.g. config_tricore.t32)
- Add the line CORE=2 to the PCP configuration file (e.g. config_pcp.t32)

This step has to be done only once.

Start PowerView instances

Always start the TriCore instance first and wait until it has started completely before starting the PCP instance:

- t32mtc.exe -c config_tricore.t32
- t32mpcp.exe -c config_pcp.t32

An optional startup script can be specified after the config file, separated by a comma:

- t32mtc.exe -c config_tricore.t32 -c start_tc.cmm
- t32mpcp.exe -c config_pcp.t32 -c start_pcp.cmm

Synchronous Break

TriCore and PCP can be programmed to break synchronously when a debug event happens on TriCore or PCP. By using the TrOnchip commands the break event can be distributed via a Break Bus:
Distribute Break Signal from PCP to TriCore

- **PCP Debugger Instance**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TrOnchip.BreakOUT ENable</td>
<td>enable PCP break signal generation</td>
</tr>
<tr>
<td>TrOnchip.BreakOUT BreakBus0</td>
<td>distribute PCP break signal on Break Bus 0</td>
</tr>
</tbody>
</table>

- **TriCore Debugger Instance**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TrOnchip.BreakIN.TriCore BreakBus0</td>
<td>sense for break signal on Break Bus 0</td>
</tr>
<tr>
<td>TrOnchip.EXTernal ON</td>
<td>halt when break signal is detected on Break Bus</td>
</tr>
</tbody>
</table>

Note that TrOnchip.EXTernal ON disables OCDS-L2 Break Actions. TriCore will stop instead of triggering the Break Action.

Distribute Break Signal from TriCore to PCP

- **TriCore Debugger Instance**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TrOnchip.BreakOUT.TriCore BreakBus1</td>
<td>distribute TriCore break signal on Break Bus 1</td>
</tr>
</tbody>
</table>

- **PCP Debugger Instance**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TrOnchip.BreakIN BreakBus1</td>
<td>sense for break signal on Break Bus 1</td>
</tr>
<tr>
<td>TrOnchip.BreakIN ENable</td>
<td>halt when break signal is detected on Break Bus</td>
</tr>
</tbody>
</table>

Note that PCP will ignore the Break Signal in case it is currently in Idle Mode. In this case configure PCP as Suspend Target by TrOnchip.SuspTarget.PCP ON. As long as the suspend is active PCP will stop execution. On a suspended PCP, no Break, Step or Go command can be performed.
Synchronous Step or Go

The Debuggers of PCP and TriCore provide a mechanism to perform a synchronous start of both cores, e.g. for a Step or Go.

Setup Debugger communication via InterCom Interface

InterCom has to be enabled in the configuration file already:

- TriCore Debugger Instance:

  IC=NETASSIST
  PORT=20000

- PCP Debugger Instance:

  IC=NETASSIST
  PORT=20001

For more information on the InterCom Interface see chapter InterCom Interface in “TRACE32 Installation Guide” (installation.pdf).
The following example assumes that both TriCore and PCP PowerView Instances run on the same PC or Workstation. See chapter `SYnch` in “General Commands Reference Guide S” (general_ref_s.pdf) for more details on MultiCore Synchronization.

- **TriCore Debugger Instance**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYnch.Connect localhost:20001</td>
<td>synch with PCP Instance</td>
</tr>
<tr>
<td>SYnch.MasterGo ON</td>
<td>when Go is performed on this (TriCore) Instance, distribute Go event to PCP Instance</td>
</tr>
<tr>
<td>SYnch.SlaveGo ON</td>
<td>perform Go when Go event is signaled from PCP instance</td>
</tr>
</tbody>
</table>

- **PCP Debugger Instance**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYnch.Connect localhost:20000</td>
<td>synch with TriCore Instance</td>
</tr>
<tr>
<td>SYnch.MasterGo ON</td>
<td>when Go is performed on this (PCP) Instance, distribute Go event to TriCore Instance</td>
</tr>
<tr>
<td>SYnch.SlaveGo ON</td>
<td>perform Go when Go event is signaled from TriCore instance</td>
</tr>
</tbody>
</table>

Do not enable the Break Target PCP in case HALTEN is enabled for TriCore and TriCore is Break Source to the same Break Bus where PCP is Break Target. In this case the Synchronous MultiCore Start will fail.
### Debugging via VPN

<table>
<thead>
<tr>
<th>Ref: 0307</th>
</tr>
</thead>
</table>

**The debugger is accessed via Internet/VPN and the performance is very slow. What can be done to improve debug performance?**

The main cause for bad debug performance via Internet or VPN are low data throughput and high latency. The ways to improve performance by the debugger are limited:

- In PRACTICE scripts, use "SCREEN.OFF" at the beginning of the script and "SCREEN.ON" at the end. "SCREEN.OFF" will turn off screen updates. Please note that if your program stops (e.g. on error) without executing "SCREEN.OFF", some windows will not be updated.

- "SYStem.POLLING SLOW" will set a lower frequency for target state checks (e.g. power, reset, jtag state). It will take longer for the debugger to recognize that the core stopped on a breakpoint.

- "SETUP.URATE 1.s" will set the default update frequency of Data.List/Data.dump/Variable windows to 1 second (the slowest possible setting).

- prevent unneeded memory accesses using "MAP.UPDATEONCE [address-range]" for RAM and "MAP.CONST [address--range]" for ROM/FLASH. Address ranged with "MAP.UPDATEONCE" will read the specified address range only once after the core stopped at a breakpoint or manual break. "MAP.CONST" will read the specified address range only once per SYStem.Mode command (e.g. SYStem.Up).
<table>
<thead>
<tr>
<th>Setting a Software Breakpoint fails</th>
<th><strong>What can be the reasons why setting a software breakpoint fails?</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Ref: 0276</td>
<td>Setting a software breakpoint can fail when the target HW is not able to implement the wanted breakpoint. Possible reasons:</td>
</tr>
<tr>
<td></td>
<td>The wanted breakpoint needs special features that are only possible to realize by the trigger unit inside the controller. Example: Read, write and access (Read/Write) breakpoints (&quot;type&quot; in Break.Set window). Breakpoints with checking in real-time for data-values (&quot;Data&quot;). Breakpoints with special features (&quot;action&quot;) like TriggerTrace, TraceEnable, TraceOn/TraceOFF.</td>
</tr>
<tr>
<td></td>
<td>TRACE32 can not change the memory. Example: ROM and Flash when no preparation with FLASH.Create, FLASH.TARGET and FLASH.AUTO was made. All type of memory if the memory device is missing the necessary control signals like WriteEnable or settings of registers and SpecialFunctionRegisters (SFR).</td>
</tr>
<tr>
<td></td>
<td>Contrary settings in TRACE32. Like: MAP.BOnchip for this memory range. Break.SESelect.&lt;breakpoint-type&gt; Onchip (HARD is only available for ICE and FIRE).</td>
</tr>
<tr>
<td></td>
<td>RTOS and MMU: If the memory can be changed by Data.Set but the breakpoint doesn't work it might be a problem of using an MMU on target when setting the breakpoint to a symbolic address that is different than the writable and intended memory location.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Break Bus commands not available</th>
<th><strong>The TrOnchip window does not show the Break Bus settings are not available. When entering the commands the software reports they are locked.</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Ref: 0297</td>
<td>The Break Bus is a feature of the chip where PCP is implemented in, so choose the correct CPU. If PCP is implemented in a TC1797, choose TC1797 as CPU. PCP1 and PCP2 are generic CPUs for chips not (yet) directly supported by the debugger. In this case more dedicated configuration has to be done, and certain features such as trace, MCBS or handling End-of-Init protection are not supported.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>End-of-Init protection errors</th>
<th><strong>The debugger reports various end-of-init protection error.</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Ref: 0296</td>
<td>End-of-Init protection is a feature of the chip where PCP is implemented in, so choose the correct CPU. If PCP is implemented in a TC1797, choose TC1797 as CPU. PCP1 and PCP2 are generic CPUs for chips not (yet) directly supported by the debugger. In this case more dedicated configurations have to be done, and certain features such as trace, MCBS or handling End-of-Init protection are not supported.</td>
</tr>
<tr>
<td>PCP</td>
<td>After breaking a PCP channel initially, it is not possible to step or resume a PCP channel. The PCP_ES register reports a DCR error.</td>
</tr>
<tr>
<td>-----</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td></td>
<td>For resuming PCP channel execution (e.g. for a Step or Go), the debugger retriggers the current PCP channel. If the channel is disabled, a DCR error occurs (Disabled Channel Request error).</td>
</tr>
<tr>
<td></td>
<td>Register R7, bit CEN holds the information whether a channel is enabled or disabled. Some compilers (e.g. TASKING 3.0) allow to use R7 as a general purpose register while PCP still evaluates R7.CEN. For TASKING 3.0 the usage of R7 as a general purpose register may be disabled by using the --preserve-r7-flags compiler switch.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>register set undefined</th>
<th>After a SYSte.m.Up the register window shows &quot;register set undefined&quot;.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Each PCP channel has its own set of registers. When PCP is stopped for debug, the contents of the registers are written back to PRAM where the debugger has access.</td>
</tr>
<tr>
<td></td>
<td>When no channel has been running yet, the debugger does not know which register set to display. This also affects the Data.List window, because the PC is also unknown. However opening a Data.List window by specifying a dedicated address or label works, e.g. Data.List P:0x0000 or Data.List myChannel.</td>
</tr>
<tr>
<td></td>
<td>A Step or Go is also not possible because the debugger does not know which channel to step or retrigger. For starting a certain channel an appropriate interrupt has to be generated manually.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PCP</th>
<th>Step or Go not possible after break</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Ref: 0294</td>
</tr>
</tbody>
</table>

©1989-2019 Lauterbach GmbH
When using MCDS on-chip trace, the PCP channel ID is traced incorrectly and any configured filters and triggers are not working correctly.

The MCDS on-chip trace and trigger logic derives the PCP channel ID from the CPPN (Current PCP Priority Number), which is part of the R6 Register. However, the application may use R6 as General Purpose Register, overwriting the CPPN bits with arbitrary data. So the MCDS receives and uses an invalid channel ID for generating triggers, filters and trace output.

In case of the TASKING PCP C/C++ compiler, use the interrupt-enable compiler option for having the CPPN available in R6. This has the disadvantage that channels become interruptible. Channels can still be set non-interruptible via R7.IEN using the __ien(0) function in the respective channel.

Command line switch:

```
--interrupt-enable
```

IDE menu entry:

Select Global Options "Channel Configuration".

Enable the option "Allow channel to be interruptible".

Necessary application modification:
Add the function qualifier __cppn() to your channel program function declaration to define the interrupt priority of an interruptible function:

```
void __interrupt( channel_number ) __cppn(CPPN) isr( void )
{
    ...  
}
```

See the TASKING PCP C/C++ compiler documentation for further information.
### SYStem.CONFIG

**Configure debugger according to target topology**

The four parameters IRPRE, IRPOST, DRPRE, DRPOST are required to inform the debugger about the TAP controller position in the JTAG chain, if there is more than one core in the JTAG chain (e.g. ARM + DSP). The information is required before the debugger can be activated e.g. by a SYStem.Up. See Daisy-chain Example.

For some CPU selections (SYStem.CPU) the above setting might be automatically included, since the required system configuration of these CPUs is known.

TriState has to be used if several debuggers (“via separate cables”) are connected to a common JTAG port at the same time in order to ensure that always only one debugger drives the signal lines. TAPState and TCKLevel define the TAP state and TCK level which is selected when the debugger switches to tristate mode. Please note: nTRST must have a pull-up resistor on the target, TCK can have a pull-up or pull-down resistor, other trigger inputs need to be kept in inactive state.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CORE</td>
<td></td>
</tr>
<tr>
<td>DRPRE</td>
<td>&lt;bits&gt;</td>
</tr>
<tr>
<td>DRPOST</td>
<td>&lt;bits&gt;</td>
</tr>
<tr>
<td>IRPRE</td>
<td>&lt;bits&gt;</td>
</tr>
<tr>
<td>IRPOST</td>
<td>&lt;bits&gt;</td>
</tr>
<tr>
<td>TAPState</td>
<td>&lt;state&gt;</td>
</tr>
<tr>
<td>TCKLevel</td>
<td>&lt;level&gt;</td>
</tr>
<tr>
<td>TriState</td>
<td>[ON</td>
</tr>
<tr>
<td>Slave</td>
<td>[ON</td>
</tr>
</tbody>
</table>

Multicore debugging is not supported for the DEBUG INTERFACE (LA-7701).

**CORE**

For multicore debugging one TRACE32 GUI has to be started per core. To bundle several cores in one processor as required by the system this command has to be used to define core and processor coordinates within the system topology. Further information can be found in SYStem.CONFIG.CORE.
DRPRE (default: 0) <number> of TAPs in the JTAG chain between the core of interest and the TDO signal of the debugger. If each core in the system contributes only one TAP to the JTAG chain, DRPRE is the number of cores between the core of interest and the TDO signal of the debugger.

DRPOST (default: 0) <number> of TAPs in the JTAG chain between the TDI signal of the debugger and the core of interest. If each core in the system contributes only one TAP to the JTAG chain, DRPOST is the number of cores between the TDI signal of the debugger and the core of interest.

IRPRE (default: 0) <number> of instruction register bits in the JTAG chain between the core of interest and the TDO signal of the debugger. This is the sum of the instruction register length of all TAPs between the core of interest and the TDO signal of the debugger.

IRPOST (default: 0) <number> of instruction register bits in the JTAG chain between the TDI signal and the core of interest. This is the sum of the instruction register lengths of all TAPs between the TDI signal of the debugger and the core of interest.

TAPState (default: 7 = Select-DR-Scan) This is the state of the TAP controller when the debugger switches to tristate mode. All states of the JTAG TAP controller are selectable.

TCKLevel (default: 0) Level of TCK signal when all debuggers are tristated.

TriState (default: OFF) If several debuggers share the same debug port, this option is required. The debugger switches to tristate mode after each debug port access. Then other debuggers can access the port. JTAG: This option must be used, if the JTAG line of multiple debug boxes are connected by a JTAG joiner adapter to access a single JTAG chain.

Slave (default: OFF) If more than one debugger share the same debug port, all except one must have this option active. JTAG: Only one debugger - the “master” - is allowed to control the signals nTRST and nSRST (nRESET).
Below, configuration for core C.

Instruction register length of

- Core A: 3 bit
- Core B: 5 bit
- Core D: 6 bit

```
SYStem.CONFIG.IRPRE 6 ; IR Core D
SYStem.CONFIG.IRPOST 8 ; IR Core A + B
SYStem.CONFIG.DRPRE 1 ; DR Core D
SYStem.CONFIG.DRPOST 2 ; DR Core A + B
SYStem.CONFIG.CORE 0.1. ; Target Core C is Core 0 in Chip 1
```
<table>
<thead>
<tr>
<th>TapStates</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Exit2-DR</td>
</tr>
<tr>
<td>1</td>
<td>Exit1-DR</td>
</tr>
<tr>
<td>2</td>
<td>Shift-DR</td>
</tr>
<tr>
<td>3</td>
<td>Pause-DR</td>
</tr>
<tr>
<td>4</td>
<td>Select-IR-Scan</td>
</tr>
<tr>
<td>5</td>
<td>Update-DR</td>
</tr>
<tr>
<td>6</td>
<td>Capture-DR</td>
</tr>
<tr>
<td>7</td>
<td>Select-DR-Scan</td>
</tr>
<tr>
<td>8</td>
<td>Exit2-IR</td>
</tr>
<tr>
<td>9</td>
<td>Exit1-IR</td>
</tr>
<tr>
<td>10</td>
<td>Shift-IR</td>
</tr>
<tr>
<td>11</td>
<td>Pause-IR</td>
</tr>
<tr>
<td>12</td>
<td>Run-Test/Idle</td>
</tr>
<tr>
<td>13</td>
<td>Update-IR</td>
</tr>
<tr>
<td>14</td>
<td>Capture-IR</td>
</tr>
<tr>
<td>15</td>
<td>Test-Logic-Reset</td>
</tr>
</tbody>
</table>
SYStem.CONFIG.CORE

Assign core to TRACE32 instance

<table>
<thead>
<tr>
<th>Format:</th>
<th>SYStem.CONFIG.CORE &lt;coreindex&gt; &lt;chipindex&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SYStem.MultiCore.CORE &lt;coreindex&gt; &lt;chipindex&gt; (deprecated)</td>
</tr>
<tr>
<td>&lt;chipindex&gt;:</td>
<td>1 … i</td>
</tr>
<tr>
<td>&lt;coreindex&gt;:</td>
<td>1 … k</td>
</tr>
</tbody>
</table>

Default `coreindex`: depends on the CPU, usually 1. for generic chips

Default `chipindex`: derived from CORE= parameter of the configuration file (config.t32). The CORE parameter is defined according to the start order of the GUI in T32Start with ascending values.

To provide proper interaction between different parts of the debugger the systems topology must be mapped to the debuggers topology model. The debugger model abstracts chips and sub-cores of these chips. Every GUI must be connect to one unused core entry in the debugger topology model. Once the **SYStem.CPU** is selected a generic chip or none generic chip is created at the default `chipindex`.

### None Generic Chips

None generic chips have a fixed amount of sub-cores with a fixed CPU type.

First all cores have successive chip numbers at their GUIs. Therefore you have to assign the `coreindex` and the `chipindex` for every core. Usually the debugger does not need further information to access cores in none generic chips, once the setup is correct.

### Generic Chips

Generic chips can accommodate an arbitrary amount of sub-cores. The debugger still needs information how to connect to the individual cores e.g. by setting the JTAG chain coordinates.

### Start-up Process

The debug system must not have an invalid state where a GUI is connected to a wrong core type of a none generic chip, two GUI are connected to the same coordinate or a GUI is not connected to a core. The initial state of the system is value since every new GUI uses a new `chipindex` according to its CORE= parameter of the configuration file (config.t32). If the system contains fewer chips than initially assumed, the chips must be merged by calling **SYStem.CONFIG.CORE**.
SYStem.CONFIG PortSHaRing  Control sharing of debug port with other tool

**Format:**

```
SYStem.CONFIG PortSHaRing [ON | OFF | Auto]
```

Configure if the debug port is shared with another tool, e.g., an ETAS ETK.

**ON**

Request for access to the debug port and wait until the access is granted before communicating with the target.

**OFF**

Communicate with the target without sending requests.

**Auto**

Automatically detect a connected tool on next SYStem.Mode Up, SYStem.Mode Attach or SYStem.Mode Go. If a tool is detected switch to mode ON else switch to mode OFF.

The current setting can be obtained by the PORTSHARING() function, immediate detection can be performed using SYStem.DETECT PortSHaRing.

SYStem.CPU  Select CPU

**Format:**

```
SYStem.CPU <cpu>
```

Default: TC1797.

Selects which PCP version to debug. It is possible either to select a generic PCP core or a specific chip where PCP is included in.

**<cpu>**

For a list of supported CPUs, use the command SYStem.CPU * or refer to the chip search on the Lauterbach website.

**NOTE:**

In case your device is listed on the website but not listed in the SYStem.CPU * list, you may require a software update. Please contact your responsible Lauterbach representative.

The recommended way is to select the appropriate chip, e.g. TriCore TC1797. The debugger knows the implementation details and configures all specific settings automatically.
PCP1 and PCP2 are generic PCP cores. Implementation specific details, such as the base address for the PCP control registers, the base addresses for code and parameter memory, sizes, etc. have to be done manually. Note that special features such as on-chip trace or synchronization with the main core are not supported by the generic cores.

**SYStem.CpuAccess**

Run-time CPU access (intrusive)

<table>
<thead>
<tr>
<th>Format:</th>
<th>SYStem.CpuAccess <code>&lt;mode&gt;</code></th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;mode&gt;</code>:</td>
<td>Enable</td>
</tr>
</tbody>
</table>

Default: Denied.

This option declares if an intrusive memory access can take place while the CPU is executing code. To perform this access, the debugger stops the CPU shortly, performs the access and then restarts the CPU.

The run-time memory access has to be activated for each window by using the memory class E: (e.g. Data.dump ED:0xA1000000) or by using the format option %E (e.g. Var.View %E var1).

- **Enable**
  Stop the CPU shortly to perform a memory read or write while the program execution is running. Each short stop takes 1 … 100 ms depending on the speed of the debug interface and on the size of the read/write accesses required.

- **Denied**
  No intrusive memory read or write is possible while the CPU is executing the program.

- **Nonstop**
  The program execution can not be stopped and the real-time behavior of the CPU is not affected. Nonstop reduces the functionality of the debugger to:
  - run-time access to memory and variables
  - trace display
  The debugger inhibits the following:
  - to stop the program execution
  - all features of the debugger that are intrusive (e.g. spot breakpoints, performance analysis via StopAndGo, conditional breakpoints etc.)
### SYStem.JtagClock

Set the JTAG frequency

<table>
<thead>
<tr>
<th>Format:</th>
<th>SYStem.JtagClock &lt;rate&gt; SYStem.BdmClock</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;rate&gt;:</td>
<td>10000. … 50000000.</td>
</tr>
</tbody>
</table>

Default: 10.0 MHz.

Selects the frequency for the JTAG clock. This influences the speed of data transmission between target and debugger.

Not all values in between the frequency range can be generated by the debugger. The debugger will select and display the possible value if it cannot generate the exact value.

It is also possible to enter units, e.g. 10.0 MHz.

**SYStem.JtagClock EXT** is not supported by PCP.

**SYStem.BdmClock** is an obsolete alias for this command.

![Warning](image)

The JTAG clock must be lower or equal to the CPU clock. Otherwise JTAG communication will fail.
SYStem.LOCK

Tristate the JTAG port

Format: `SYStem.LOCK [ON \| OFF]`

Default: OFF.

If the system is locked, no access to the JTAG port will be performed by the debugger. While locked the JTAG connector of the debugger is tristated. The intention of the `SYStem.LOCK` command is, for example, to give JTAG access to another tool. The process can also be automated, see `SYStem.CONFIG TriState`.

It must be ensured that the state of the TriCore JTAG state machine remains unchanged while the system is locked. To ensure correct hand-over, the options `SYStem.CONFIG TAPState` and `SYStem.CONFIG TCKLevel` must be set properly. They define the TAP state and TCK level which is selected when the debugger switches to tristate mode. Please note: nTRST must have a pull-up resistor on the target.

There is a single cable contact on the casing of the debug cable which can be used to detect if the JTAG connector of the debugger is tristated. If tristated also this signal is tristated, otherwise it is pulled low.
### Format:

<table>
<thead>
<tr>
<th>SYStem.MemAccess &lt;mode&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYStem.ACCESS (deprecated)</td>
</tr>
</tbody>
</table>

| <mode>: | CPU | Denied |

Default: CPU

This option declares if and how a non-intrusive memory access can take place while the CPU is executing code. Although the CPU is not halted, run-time memory access creates an additional load on the processor's internal data bus. The MemAccess mode is printed in the state line.

The run-time memory access has to be activated for each window by using the memory class E: (e.g. Data.dump ED:0xA1000000) or by using the format option %E (e.g. Var.View %E var1). It is also possible to enable non-intrusive memory access for all memory areas displayed by setting SYStem.Option DUALPORT ON.

<table>
<thead>
<tr>
<th>CPU</th>
<th>The debugger performs non-intrusive memory accesses via the CPU internal buses (FPI Bus).</th>
</tr>
</thead>
<tbody>
<tr>
<td>Denied</td>
<td>Non-intrusive memory access is disabled while the CPU is executing code. Instead intrusive accesses can be configured with SYStem.CpuAccess.</td>
</tr>
</tbody>
</table>
**SYStem.Mode**

Establish the communication with the CPU

<table>
<thead>
<tr>
<th>Format:</th>
<th>SYStem.Mode &lt;mode&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;mode&gt;:</td>
<td>Down</td>
</tr>
<tr>
<td></td>
<td>NoDebug</td>
</tr>
<tr>
<td></td>
<td>Go</td>
</tr>
<tr>
<td></td>
<td>Attach</td>
</tr>
<tr>
<td></td>
<td>Up</td>
</tr>
</tbody>
</table>

**Format:**

`SYStem.Mode <mode>`

**<mode>:**

- **Down**: Debug mode is not active. Default state and state after fatal errors.
- **NoDebug**: Debug mode is not active, debug port is tristate. In this mode PCP behaves as if the debugger is not connected.
- **Attach**: User program remains running (no reset) and the debug mode is activated. After this command the user program can be stopped with the break command or if any break condition occurs. The debugger should be in NoDebug mode when performing an Attach.
- **Go**: The CPU is running. Debug mode is active. After this command the CPU can be stopped with the break command or if any break condition occurs.
- **Up**: The CPU is not in reset but halted. Debug mode is active. In this mode the CPU can be started and stopped. This is the most typical way to activate debugging.

Initial Mode: Down.

The SYStem Modes are not only commands to bring the debugger in a certain debug state, they also reflect the current debug state of the target. SYStem Modes Attach and Go are only transitional states which will result in an Up state on success. Any critical failure will transition the debug state to SYStem Mode Down immediately.

The “Emulate” LED on the debug module is ON when the debug mode is active and the CPU is running.
The SYStem.Options are a class of architecture and CPU specific commands.

**SYStem.Option BreakSignal**

**Generate break signal**

Format:

```
SYStem.Option BreakSignal [ON | OFF]
```

Default: ON.

When enabled, PCP generates a hardware signal on execution break. This signal can be made visible on the Debug Port (nBRKOUT pin), and it can be used to break other on-chip resources, e.g. the TriCore CPU.

See [Coupling of PCP and Host-core Debugger](#) and the TrOnchip commands for more information on how to distribute this signal.

**SYStem.Option CodeBASE**

**PCODE base address**

Format:

```
SYStem.CodeBASE <address>
```

Defines at which base address within the FPI bus the PCP instruction memory is located.

The use of this option is only required for the generic CPUs PCP1 and PCP2. For other CPUs it is already configured correctly.

**SYStem.Option CodeSIZE**

**PCP PRAM size**

Format:

```
SYStem.CodeSIZE <size>
```

Defines the size of the instruction memory in bytes.

The use of this option is only required for the generic CPUs PCP1 and PCP2. For other CPUs it is already configured correctly.
SYStem.Option CPUREQ

**CPU request address**

Format: `SYStem.CPUREQ <address>`

A PCP channel can only be started via a trigger from the CPU. This option defines the trigger register to use for. The address must be in FPI bus address space.

The use of this option is only required for the generic CPUs PCP1 and PCP2. For other CPUs it is already configured correctly.

---

SYStem.Option DAC

**Disable all channels on break**

Format: `SYStem.Option DAC [ON | OFF]`

Default: ON

When enabled, the execution of all PCP channels is stopped if one channel is stopped by a break or breakpoint. DAC is for “Disable All Channels”.

---

SYStem.Option DIAG

**Diagnosis function**

Format: `SYStem.Option DIAG [<value>] [<param>] [<param>] [<param>]`

System Diagnosis functions. Execute only when demanded by Lauterbach support engineer. Functionality is undocumented, can change without any notice and may bring the debugger software into an unstable state. Do not use in script files.
**SYStem.Option DUALPORT**  
Run-time memory access for all windows

| Format: | SYStem.Option DUALPORT [ON | OFF] |
|---------|----------------------------------|

Default: OFF.

Enable permanent non-intrusive memory access for all windows and memory accesses. Memory class E: does not have to be specified any more. This only works when SYStem.MemAccess is set to CPU.

When this option is enabled, no Data.dump or Data.List windows must be opened while programming the on-chip flash. Otherwise flash programming will fail.

**SYStem.Option PramBASE**  
PRAM base address

<table>
<thead>
<tr>
<th>Format:</th>
<th>SYStem.PramBASE &lt;address&gt;</th>
</tr>
</thead>
</table>

Defines at which base address within the FPI bus the PCP data memory is located.

The use of this option is only required for the generic CPUs PCP1 and PCP2. For other CPUs it is already configured correctly.

**SYStem.Option PermanentBP**  
Enable breakpoints when single stepping

| Format: | SYStem.PermanentBP [ON | OFF] |
|---------|-------------------------------|

Default: On.

The generic, architecture-independent behavior of the TRACE32 PowerView software is that no breakpoints are set on the target while a single-step is performed.

Due to the special channel-based and interrupt-triggered design of the PCP architecture and its debug features, other channels might run invisibly before the single-step is executed. For enabling the user to catch such a channel execution this option instructs the debugger to set all breakpoints when a single-step is executed.
SYStem.Option PSIZE

PCP PRAM size

Format: SYStem.PramSIZE <size>

Defines the size of the data memory in bytes.

The use of this option is only required for the generic CPUs PCP1 and PCP2. For other CPUs it is already configured correctly.
SYStem.Option RegBASE

PCP configuration register base address

Format:  SYStem.RegBASE  <address>

Defines at which base address within the FPI bus the PCP Register Module is located. Note that with PCP Registers the PCP Configuration Registers are referred, and not the PCP Core registers.

The use of this option is only required for the generic CPUs PCP1 and PCP2. For other CPUs it is already configured correctly.

SYStem.Option SessKEYHIGH

Key for unlocking on-chip trace memory

Format:  SYStem.Option SKEYHIGH  <value>

Default: 0x00000000.

Specify the upper 32 bit of a key to unlock the On-chip Trace Memory. This may be necessary when another tool or the boot loader has locked the memory. If such a tool is not used, the default is fine. This option is only applicable for Emulation Devices.

SYStem.Option SessKEYLOW

Key for unlocking on-chip trace memory

Format:  SYStem.Option SKEYLOW  <value>

Default: 0x00000000.

Specify the lower 32 bit of a key to unlock the On-chip Trace Memory. This may be necessary when another tool has locked the memory. If such a tool is not used, the default is fine. This option is only applicable for Emulation Devices.
SYStem.Option TB1766FIX

Bug fix for some TC1766 TriBoards

Format:

SYStem.Option TB1766FIX [ON | OFF]

Default: OFF.

Bug fix only required for some TriBoards TC1766. On those, two trace pins are swapped. The debugger
switches these signals for a correct decoding.
CPU specific TriggerOnchip Commands

Internal Break Bus (JTAG)

PCP has no dedicated Break Buses, instead it is connected to the Break Buses of TriCore. Refer to “Internal Break Bus (JTAG)” in “TriCore Debugger and Trace” (debugger_tricore.pdf) for more details.

The Break Buses can be used to distribute break signals from a Break Source to one or more Break Targets. For example TriCore can be stopped concurrently when PCP breaks.

---

Suspend Switch

PCP has no dedicated Suspend Switch or Suspend Bus. It can be connected to the TriCore Suspend Bus. Refer to “Internal Break Bus (JTAG)” in “TriCore Debugger and Trace” (debugger_tricore.pdf) for more details.

---

Trace Break Signals (OCDS-L2)

Trace Break Signals as known from TriCore are not available for PCP.
**TrOnchip.BreakIN**  
Connect break target PCP to BreakBus

Format: 

- **TrOnchip.BreakIN [ENable | DIStable]**
- **TrOnchip.BreakIN [BreakBus0 | BreakBus1]

Default: DIStable, BreakBus0.

When enabled, PCP reacts on a signal from the selected Break Bus.

**TrOnchip.BreakOUT**  
Connect break source PCP to BreakBus

Format: 

- **TrOnchip.BreakOUT [ENable | DIStable]**
- **TrOnchip.BreakOUT [BreakBus0 | BreakBus1]

Default: DIStable, BreakBus0.

When enabled, PCP generates a break signal to the selected Break Bus.

**TrOnchip.CONVert**  
Not relevant for the PCP architecture

Format: 

- **TrOnchip.CONVert [ON | OFF]

This command has no relevance for the PCP architecture.

**TrOnchip.RESet**  
Reset settings for the on-chip trigger unit

Format: 

- **TrOnchip.RESet

Resets the settings for the trigger on-chip unit to default.
TrOnchip.SusTarget

Connect PCP to the suspend bus

Format:  

| TrOnchip.SusTarget.PCP [ON | OFF] |

Default: DISable.

When enabled, PCP is suspended when the Suspend Bus gets active. The PCP pipeline gets stalled and no debug actions are possible.
CPU specific BenchMarkCounter Commands

The benchmark counters can be read at run-time.

For information about the architecture-independent BMC commands, refer to “BMC” (general_ref_b.pdf).

For information about architecture-specific BMC command(s), see command description(s) below.

**BMC.<counter>.ATOB**

**Advise counter to count within AB-range**

Format: \[ \text{BMC.<counter>.ATOB [ON | OFF]} \]

Advise the counter to count the specified event only in AB-range. Alpha and Beta markers are used to specify the AB-range.

Example to measure the time used by the function sieve:

```plaintext
BMC.<counter> ClockCylces ; <counter> counts clock cycles
BMC.CLOCK 450.Mhz ; core is running at 450.MHz
Break.Set sieve /Alpha ; set a marker Alpha to the entry
; of the function sieve
Break.Set V.END(sieve)-1 /Beta ; set a marker Beta to the exit
; of the function sieve
BMC.<counter>.ATOB ON ; advise <counter> to count only
; in AB-range
```
**JTAG Connector**

Debug access is always performed via the Debug Port of the main core debugger. Currently PCP is only implemented in the TriCore Architecture.

In case of TriCore, this is the JTAG connector. For detailed information see chapter **JTAG Connector** in “TriCore Debugger and Trace” (debugger_tricore.pdf) and “Application Note Debug Cable TriCore” (tricore_app_ocds.pdf).

**Trace Connector**

Off-chip Trace Data is always received via the Trace Port of the main core. Currently PCP is only implemented in the TriCore Architecture.

In case of TriCore, this is the OCDS-L2 connector. For detailed information see chapter **Trace Connector** in “TriCore Debugger and Trace” (debugger_tricore.pdf).
Support

Available Tools

Compilers

<table>
<thead>
<tr>
<th>Language</th>
<th>Compiler</th>
<th>Company</th>
<th>Option</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>VX-PCP</td>
<td>TASKING</td>
<td>ELF/DWARF</td>
<td></td>
</tr>
</tbody>
</table>

Target Operating Systems
## 3rd-Party Tool Integrations

<table>
<thead>
<tr>
<th>CPU</th>
<th>Tool</th>
<th>Company</th>
<th>Host</th>
</tr>
</thead>
<tbody>
<tr>
<td>WINDOWS CE PLATF.</td>
<td>BUILDER</td>
<td>-</td>
<td>Windows</td>
</tr>
<tr>
<td>CODE::BLOCKS</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>C++TEST</td>
<td>-</td>
<td>-</td>
<td>Windows</td>
</tr>
<tr>
<td>ADENEIO</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>X-TOOLS / X32</td>
<td>blue river software GmbH</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>CODEWRIGHT</td>
<td>Borland Software Corporation</td>
<td>-</td>
<td>Windows</td>
</tr>
<tr>
<td>CODE CONFIDENCE TOOLS</td>
<td>Code Confidence Ltd</td>
<td>-</td>
<td>Windows</td>
</tr>
<tr>
<td>CODE CONFIDENCE TOOLS</td>
<td>Code Confidence Ltd</td>
<td>Linux</td>
<td></td>
</tr>
<tr>
<td>EASYCODE</td>
<td>EASYCODE GmbH</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>ECLIPSE</td>
<td>Eclipse Foundation, Inc</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>CHRONVIEW</td>
<td>Inchron GmbH</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>LDRA TOOL SUITE</td>
<td>LDRA Technology, Inc.</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>UML DEBUGGER</td>
<td>LieberLieber Software GmbH</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>SIMULINK</td>
<td>The MathWorks Inc.</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>ATTOL TOOLS</td>
<td>MicroMax Inc.</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>VISUAL BASIC INTERFACE</td>
<td>Microsoft Corporation</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>LABVIEW</td>
<td>NATIONAL INSTRUMENTS</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>TPT</td>
<td>PikeTec GmbH</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>CANTATA</td>
<td>QA Systems Ltd</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>RAPITIME</td>
<td>Rapita Systems Ltd.</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>RHAPSODY IN MICROC</td>
<td>IBM Corp.</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>RHAPSODY IN C++</td>
<td>IBM Corp.</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>TESSY</td>
<td>Razorcat Development GmbH</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>DA-C</td>
<td>RistanCASE</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>TRACEANALYZER</td>
<td>Symtavision GmbH</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>ECU-TEST</td>
<td>TraceTronic GmbH</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>UNDODB</td>
<td>Undo Software</td>
<td>Linux</td>
<td>Linux</td>
</tr>
<tr>
<td>TA INSPECTOR</td>
<td>Vector</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>VECTORCAST UNIT TESTING</td>
<td>Vector Software</td>
<td>Windows</td>
<td>Windows</td>
</tr>
<tr>
<td>VECTORCAST CODE COVERAGE</td>
<td>Vector Software</td>
<td>Windows</td>
<td>Windows</td>
</tr>
</tbody>
</table>
PCP Debugger (OCDS-L1), Off-chip Trace (OCDS-L2) and On-chip Trace (OCDS-L3) is part of the main core debugger of the architecture it is included in. Currently PCP is only implemented in the TriCore Architecture.

For detailed Product Information on TriCore based products see chapter Product Information in “TriCore Debugger and Trace” (debugger_tricore.pdf).

Order Information

PCP Debugger (OCDS-L1), Off-chip Trace (OCDS-L2) and On-chip Trace (OCDS-L3) is part of the main core debugger of the architecture it is included in. Currently PCP is only implemented in the TriCore Architecture.

For detailed Order Information on TriCore based products see chapter Order Information in “TriCore Debugger and Trace” (debugger_tricore.pdf).