

## C5000 Debugger

Release 09.2024



TRACE32 Online Help		
TRACE32 Directory		
TRACE32 Index		
TRACE32 Documents		Þ
ICD In-Circuit Debugger		Þ
Processor Architecture Manuals		
TI DSPs		Þ
C5000 Debugger		1
Introduction Brief Overview of Documents for New Demo and Start-up Scripts	Users	<b>6</b> 6 6
Converter from GEL to PRACTICE		7
Warning		7
DSP specific Implementations Trigger Breakpoints Software Breakpoints On-chip Breakpoints for Instructions On-chip Breakpoints for Data Memory Classes DSP specific SYStem Commands SYStem Option IMASKASM	, Disablo intorrunte whilo singlo stopping	8 8 8 8 8 9 10
SYStem.Option.IMASKASM SYStem.Option.IMASKASM SYStem.CPU SYStem.JtagClock SYStem.MemAccess SYStem.Mode SYStem.CONFIG.state SYStem.CONFIG <parameters> describing the "Debu <parameters> describing the "JTAG <parameters> describing a system I <parameters> describing a system I <parameters> configuring a CoreSig <parameters> describing debug and <parameters> which are "Deprecate SYStem Option AHBHPBOT</parameters></parameters></parameters></parameters></parameters></parameters></parameters>	Disable interrupts while Single Stepping Disable interrupts while HLL single stepping Select the used CPU Define JTAG frequency Select run-time memory access method Establish the communication with the target Display target configuration Configure debugger according to target topology gPort" " scan chain and signal behavior level TAP "MultiTap" ght Debug Access Port "AP" d trace "Components" ed"	10 10 11 12 13 14 16 21 24 28 30 36 45 49
SYStem.Option.AHBHPROT	Select AHB-AP HPROT bits	49

SYStem.Option.AXIACEEnable	ACE enable flag of the AXI-AP	49
SYStem.Option.AXICACHEFLAGS	Configure AXI-AP cache bits	49
SYStem.Option.AXIHPROT	Select AXI-AP HPROT bits	50
SYStem.Option.ByteMode	Define byte mode	50
SYStem.Option.DAPDBGPWRUPREQ	Force debug power in DAP	51
SYStem.Option.DAPSYSPWRUPREQ	Force system power in DAP	51
SYStem.Option.DAPREMAP	Rearrange DAP memory map	52
SYStem.Option.DEBUGPORTOptions	Options for debug port handling	52
SYStem.Option.DAPNOIRCHECK	No DAP instruction register check	53
SYStem.Option.DUALPORT	Implicitly use run-time memory access	54
SYStem.Option.EnReset	Allow the debugger to drive nRESET (nSRST)	54
SYStem.LOCK	Tristate the JTAG port	54
SYStem.Option.EnTRST	Control TAP reset	55
SYStem.Option.INTDIS	Disable all interrupts	55
SYStem.Option.MUHP	High-priority memory access	55
SYStem.Option.OVERLAY	Enable overlay support	56
SYStem.Option.PWRDWN	Allow power-down mode	56
SYStem.Option.TargetServer	Use target server from TI	57
SYStem.Option.TURBO	Use DMA for write accesses	57
SYStem.RESetOut	Reset the DSP	57
SYStem.Option.CToolsDecoder	Use TI's trace decoder software	58
SYStem.Option.CtoolsNoSync	CToolsNoSync	58
CPU specific BenchMarkCounter Comm	ands	59
BMC. <counter>.ATOB</counter>	Advise counter to count within AB-range	59
BMC. <counter>.EVENT</counter>	Assign event to counter	60
TrOnchip Commands		61
TrOnchip.state	Display on-chip trigger window	61
TrOnchip.CONVert	Adjust range breakpoint in on-chip resource	61
CEEX specific TrOpphin Commands		60
TrOpebin ATOR	Activate on-chip broakpoints in AB-range	62
	Configure the benchmark counter	62
		02
	Set the clock for the benchmark counter	66
TrOnchip.CLOCK	Set the clock for the benchmark counter	66 66
TrOnchip.CLOCK TrOnchip.CoefficientAccess	Set the clock for the benchmark counter AET trigger optimization	66 66
TrOnchip.BMCTR TrOnchip.CLOCK TrOnchip.CoefficientAccess TrOnchip.DualAccess TrOnchip.PBOfile	Set the clock for the benchmark counter AET trigger optimization AET trigger optimization Display the benchmark data	66 66 66
TrOnchip.CLOCK TrOnchip.CoefficientAccess TrOnchip.DualAccess TrOnchip.PROfile	Set the clock for the benchmark counter AET trigger optimization AET trigger optimization Display the benchmark data	66 66 66 66
TrOnchip.CLOCK TrOnchip.CoefficientAccess TrOnchip.DualAccess TrOnchip.PROfile TrOnchip.RESet	Set the clock for the benchmark counter AET trigger optimization AET trigger optimization Display the benchmark data Set on-chip trigger to default state	66 66 66 67
TrOnchip.CLOCK TrOnchip.CoefficientAccess TrOnchip.DualAccess TrOnchip.PROfile TrOnchip.RESet	Set the clock for the benchmark counter AET trigger optimization AET trigger optimization Display the benchmark data Set on-chip trigger to default state	66 66 66 67 <b>68</b>
TrOnchip.CLOCK TrOnchip.CoefficientAccess TrOnchip.DualAccess TrOnchip.PROfile TrOnchip.RESet Tracing Controlling the Trace Capture	Set the clock for the benchmark counter AET trigger optimization AET trigger optimization Display the benchmark data Set on-chip trigger to default state	66 66 66 67 <b>68</b> 68
TrOnchip.CLOCK TrOnchip.CoefficientAccess TrOnchip.DualAccess TrOnchip.PROfile TrOnchip.RESet Tracing Controlling the Trace Capture Trace Breakpoints	Set the clock for the benchmark counter AET trigger optimization AET trigger optimization Display the benchmark data Set on-chip trigger to default state	66 66 66 67 <b>68</b> 68 68
TrOnchip.CLOCK TrOnchip.CoefficientAccess TrOnchip.DualAccess TrOnchip.PROfile TrOnchip.RESet Tracing Controlling the Trace Capture Trace Breakpoints	Set the clock for the benchmark counter AET trigger optimization AET trigger optimization Display the benchmark data Set on-chip trigger to default state	66 66 66 67 <b>68</b> 68 68 68
TrOnchip.CLOCK TrOnchip.CcoefficientAccess TrOnchip.DualAccess TrOnchip.PROfile TrOnchip.RESet Tracing Controlling the Trace Capture Trace Breakpoints JTAG Connection	Set the clock for the benchmark counter AET trigger optimization AET trigger optimization Display the benchmark data Set on-chip trigger to default state	66 66 66 67 <b>68</b> 68 68 68 68

Operation Voltage	73
FAQ	72
Mechanical Description of the TI Connector	72
Electrical Description of the 14-pin Debug Cable	71
Mechanical Description of the 14-pin Debug Cable	71

Version 05-Oct-2024

Please keep in mind that only the **Processor Architecture Manual** (the document you are reading at the moment) is CPU specific, while all other parts of the online help are generic for all CPUs supported by Lauterbach. So if there are questions related to the CPU, the Processor Architecture Manual should be your first choice.

## **Brief Overview of Documents for New Users**

#### Architecture-independent information:

- **"Training Basic Debugging"** (training\_debugger.pdf): Get familiar with the basic features of a TRACE32 debugger.
- **"T32Start"** (app\_t32start.pdf): T32Start assists you in starting TRACE32 PowerView instances for different configurations of the debugger. T32Start is only available for Windows.
- **"General Commands**" (general\_ref\_<*x*>.pdf): Alphabetic list of debug commands.

#### Architecture-specific information:

- "Processor Architecture Manuals": These manuals describe commands that are specific for the processor architecture supported by your Debug Cable. To access the manual for your processor architecture, proceed as follows:
  - Choose Help menu > Processor Architecture Manual.
- "OS Awareness Manuals" (rtos\_<os>.pdf): TRACE32 PowerView can be extended for operating system-aware debugging. The appropriate OS Awareness manual informs you how to enable the OS-aware debugging.

## **Demo and Start-up Scripts**

Lauterbach provides ready-to-run start-up scripts for known C5000 based hardware.

#### To search for PRACTICE scripts, do one of the following in TRACE32 PowerView:

- Type at the command line: WELCOME.SCRIPTS
- or choose File menu > Search for Script.

You can now search the demo folder and its subdirectories for PRACTICE start-up scripts (\*.cmm) and other demo software.

You can also manually navigate in the ~~/demo/c5000/ subfolder of the system directory of TRACE32.

The General Extension Language (GEL) is an interpretive language similar to C that lets you create functions to extend Code Composer Studio's usefulness. The converter allows you to convert GEL language into PRACTICE scripts (\*.cmm), which can be used directly in TRACE32.

For more detailed information on that converter please refer to "Converter from GEL to PRACTICE" (converter\_gel.pdf).

## Warning

WARNING:	To prevent debugger and target from damage it is recommended to connect or disconnect the Debug Cable only while the target power is OFF.		
	Recommendation for the software start:		
	1. Disconnect the Debug Cable from the target while the target power is off.		
	2.	Connect the host system, the TRACE32 hardware and the Debug Cable.	
	3.	Power ON the TRACE32 hardware.	
	4.	Start the TRACE32 software to load the debugger firmware.	
	5.	Connect the Debug Cable to the target.	
	6.	Switch the target power ON.	
	7.	Configure your debugger e.g. via a start-up script.	
	Power down:		
	1.	Switch off the target power.	
	2.	Disconnect the Debug Cable from the target.	
	3.	Close the TRACE32 software.	
	4.	Power OFF the TRACE32 hardware.	

## Trigger

A bidirectional trigger system allows the following two events:

- Trigger an external system (e.g. logic analyzer) if the program execution is stopped.
- Stop the program execution if an external trigger is asserted.

For more information refer to the TrBus command.

## **Breakpoints**

## Software Breakpoints

If a software breakpoint is used, the original code at the breakpoint location is temporarily patched by a breakpoint code. There is no restriction in the number of software breakpoints.

## **On-chip Breakpoints for Instructions**

If on-chip breakpoints are used, the resources to set the breakpoints are provided by the CPU. Those CPU resources only allow to set single address instruction breakpoints.

## **On-chip Breakpoints for Data**

To stop the CPU after a read or write access to a memory location on-chip breakpoints are required. In the DSP notation these breakpoints are called watch points (WP).

#### **Overview**

- On-chip breakpoints: Total amount of available on-chip breakpoints.
- Instruction breakpoints: Number of on-chip breakpoints that can be used to set program breakpoints into ROM/FLASH/EPROM.
- Read/Write breakpoints: Number of on-chip breakpoints that can be used as Read or Write breakpoints.
- **Data Value breakpoint:** Number of on-chip data breakpoints that can be used to stop the program when a specific data value is written to an address or when a specific data value is read from an address.

Core	On-chip breakpoints	Instruction breakpoints	Read/Write breakpoint	Data Value breakpoints
C54x	2	2 single address	_	_
C55x	4	up to 4 single address	up to 3 data, 1 breakpoint range and 2 bit masks	up to 3

## **Memory Classes**

The following DSP specific memory classes are available.

Memory Class	Description
Р	Program Memory
D	Data Memory
IO	Input/Output Area
VM	Virtual Memory (memory on the debug system)
E	Emulation Memory, Pseudo Dualport Access to Memory (see SYStem.CpuAccess)

To access a memory class, write the class in front of the address.

## Example:

Data.dump IO:0- -3

## SYStem.Option.IMASKASM Disable interrupts while single stepping

Format: SYStem.Option.IMASKASM [ON | OFF]

Default: OFF.

Interrupts are disabled during an assembler single-step operations, if this option is "ON".

## SYStem.Option.IMASKHLL Disable interrupts while HLL single stepping

Format:

SYStem.Option.IMASKHLL [ON | OFF]

Default: OFF.

Interrupts are disabled during HLL single-step operations, if this option is "ON".

## SYStem.CPU

Select the used CPU

Format:	SYStem.CPU <cpu></cpu>
<cpu>:</cpu>	C55XX   C5510   OMAP1510   OMAP1610   LEAD3PH2   LEAD3PH3

Default selection: C55XX. Selects the processor type. If your ASIC is not listed, select the type of the integrated DSP core.

Format:	SYStem.JtagClock [ <frequency>   RTCK   RTCK <frequency>]   ARTCK <frequency>]</frequency></frequency></frequency>
<frequency>:</frequency>	10000 80000000.

Default frequency: 10 MHz.

Selects the JTAG port frequency (TCK) used by the debugger to communicate with the processor. The frequency affects e.g. the download speed. It could be required to reduce the JTAG frequency if there are buffers, additional loads or high capacities on the JTAG lines or if VTREF is very low. A very high frequency will not work on all systems and will result in an erroneous data transfer. Therefore we recommend to use the default setting if possible.

<frequency></frequency>	The debugger cannot select all frequencies accurately. It chooses the next possible frequency and displays the real value in the "System Settings" window. Besides a decimal number like "100000." short forms like "10kHz" or "15MHz" can also be used. The short forms imply a decimal value, although no"." is used.
RTCK	The JTAG clock is controlled by the RTCK signal (Returned TCK). On some processor derivatives including an ARM core (e.g. OMAP) there is the need to synchronize the processor clock and the JTAG clock. In this case RTCK shall be selected. Synchronization is maintained, because the debugger does not progress to the next TCK edge until after an RTCK edge is received.
	When RTCK is selected, the maximum reachable frequency is limited to 10 MHz. This limit can be changed by adding the frequency parameter. A limitation is required that the JTAG clock speed can not become higher than the physical interface can manage.
	Example: SYStem. JtagClock RTCK 20MHz
ARTCK	Accelerated method to control the JTAG clock by the RTCK signal (Accelerated Returned TCK).
	RTCK mode allows theoretical frequencies up to 1/6 of the processor clock. For designs using a very low processor clock we offer a different mode (ARTCK) which does not work as recommended by ARM and might not work on all target systems. In ARTCK mode the debugger uses a fixed JTAG frequency for TCK, independent of the RTCK signal. This frequency must be specified by the user and has to be below 1/2 of the processor clock speed. The signal RTCK clocks TDI and TMS and controls the sampling of TDO.

СТСК	With this option higher debug port speeds can be reached. The TDO/SWDIO signal will be sampled by a signal which derives from TCK/SWCLK, but which is timely compensated regarding the debugger- internal driver propagation delays ( <b>C</b> ompensation by <b>TCK</b> ). This feature can be used with a debug cable version 3 or newer. If it is selected, although the debug cable is not suitable, a fixed frequency will be selected instead (minimum of 10 MHz and selected clock).
CRTCK	With this option higher debug port speeds can be reached. The TDO/SWDIO signal will be sampled by the RTCK signal. This compensates the debugger-internal driver propagation delays, the delays on the cable and on the target ( <b>C</b> ompensation by <b>RTCK</b> ). This feature requires that the target provides an RTCK signal. In contrast to the <b>RTCK</b> option, the TCK/SWCLK is always output with the selected, fixed frequency.

## SYStem.MemAccess

## Select run-time memory access method

Format:	SYStem.MemAccess < mode>
<mode>:</mode>	Enable Denied StopAndGo

Default: Denied.

Enable CPU (deprecated)	Access is made without CPU intervention. This is only possible on the instruction set simulator.
StopAndGo	Temporarily halts the core(s) to perform the memory access. Each stop takes some time depending on the speed of the JTAG port, the number of the assigned cores, and the operations that should be performed. For more information, see below.
Denied	No memory access is possible without stopping the CPU.

Format:	SYStem.Mode <mode></mode>
	SYStem.Attach (alias for SYStem.Mode Attach) SYStem.Down (alias for SYStem.Mode Down) SYStem.Up (alias for SYStem.Mode Up)
<mode>:</mode>	Down NoDebug Prepare Go Attach StandBy Up

Default: Down.

Configures how the debugger connects to the target and how the target is handled.

Down	Disables the debugger. The state of the CPU remains unchanged. The JTAG port is tristated.	
NoDebug	Disables the debugger. The state of the CPU remains unchanged. The JTAG port is tristated.	
Prepare	The debugger initializes the debug port (JTAG, SWD, cJTAG) and CoreSight DAP interface, but does not connect to the CPU. This debug mode is used if the CPU shall not be debugged or bypassed, i.e. the debugger can access the memory busses, such as AXI, AHB and APB, directly through the memory access ports of the CoreSight DAP. Typical use cases: • The debugger accesses (physical) memory and bypasses the CPU	
	<ul> <li>if a mapping exists. Memory might require initialization before it can be accessed.</li> <li>The debugger accesses peripherals, e.g. for configuring registers prior to stopping the CPU in debug mode. Peripherals might need to be clocked and powered before they can be accessed.</li> <li>Third-party software or proprietary debuggers use the TRACE32 API (application programming interface) to access the debug port and DAP via the TRACE32 debugger hardware.</li> </ul>	
Go	Resets the target via the reset line, initializes the debug port (JTAG, SWD, cJTAG), and starts the program execution. For a reset, the reset line has to be connected to the debug connector. Program execution can, for example, be stopped by the <b>Break</b> command.	

Attach	No reset happens, the mode of the core (running or halted) does not change. The debug port (JTAG, SWD, cJTAG) will be initialized. After this command has been executed, the user program can, for example, be stopped with the <b>Break</b> command.
StandBy	Keeps the target in reset via the reset line and waits until power is detected. For a reset, the reset line has to be connected to the debug connector.
	Once power has been detected, the debugger restores as many debug registers as possible (e.g. on-chip breakpoints, vector catch events, trace control) and releases the CPU from reset to start the program execution.
	When a CPU power-down is detected, the debugger switches automatically back to the <b>StandBy</b> mode. This allows debugging of a power cycle because debug registers will be restored on power-up.
	<b>NOTE</b> : Usually only on-chip breakpoints and vector catch events can be set while the CPU is running. To set a software breakpoint, the CPU has to be stopped.
Up	Resets the target via the reset line, initializes the debug port (JTAG, SWD, cJTAG), stops the CPU, and enters debug mode. For a reset, the reset line has to be connected to the debug connector. The current state of all registers is read from the CPU.

## SYStem.CONFIG.state

## Display target configuration

Format:	SYStem.CONFIG.state [/ <tab>]</tab>
<tab>:</tab>	DebugPort   Jtag   MultiTap   AccessPorts   COmponents

Opens the **SYStem.CONFIG.state** window, where you can view and modify most of the target configuration settings. The configuration settings tell the debugger how to communicate with the chip on the target board and how to access the on-chip debug and trace facilities in order to accomplish the debugger's operations.

Alternatively, you can modify the target configuration settings via the TRACE32 command line with the SYStem.CONFIG commands. Note that the command line provides *additional* SYStem.CONFIG commands for settings that are *not* included in the SYStem.CONFIG.state window.

<tab></tab>	Opens the <b>SYStem.CONFIG.state</b> window on the specified tab. For tab descriptions, see below.
<b>DebugPort</b> (default)	The <b>DebugPort</b> tab informs the debugger about the debug connector type and the communication protocol it shall use.
	For descriptions of the commands on the <b>DebugPort</b> tab, see <b>DebugPort</b> .
Jtag	The <b>Jtag</b> tab informs the debugger about the position of the Test Access Ports (TAP) in the JTAG chain which the debugger needs to talk to in order to access the debug and trace facilities on the chip.
	For descriptions of the commands on the <b>Jtag</b> tab, see <b>Jtag</b> .
MultiTap	Informs the debugger about the existence and type of a System/Chip Level Test Access Port. The debugger might need to control it in order to reconfigure the JTAG chain or to control power, clock, reset, and security of different chip components.
	For descriptions of the commands on the <b>MultiTap</b> tab, see MultiTap.
AccessPorts	This tab informs the debugger about an Arm CoreSight Access Port (AP) and about how to control the AP to access chip-internal memory busses (AHB, APB, AXI) or chip-internal JTAG interfaces.
	For a descriptions of a corresponding commands, refer to AP.
COmponents	The <b>COmponents</b> tab informs the debugger (a) about the existence and interconnection of on-chip CoreSight debug and trace modules and (b) informs the debugger on which memory bus and at which base address the debugger can find the control registers of the modules.
	Components.

Format:	SYStem.CONFIG <parameter> SYStem.MultiCore <parameter> (deprecated)</parameter></parameter>
<parameter>: (DebugPort)</parameter>	CJTAGFLAGS <flags> (C7000 only) CONNECTOR [MIPI34   MIPI20T] (C7000 only) CORE <core> <chip> CoreNumber <number> DEBUGPORT [DebugCable0   DebugCableA   DebugCableB] DEBUGPORTTYPE [JTAG   SWD   CJTAG] Slave [ON   OFF] SWDP [ON   OFF] (C7000 only) SWDPIdleHigh [ON   OFF] SWDPTargetSel <value> TriState [ON   OFF]</value></number></chip></core></flags>
<pre><parameter>: (JTAG cont.)</parameter></pre>	DAPDRPOST <bits> DAPDRPRE <bits> DAPIRPOST <bits> DAPIRPRE <bits></bits></bits></bits></bits>
	DRPOST <bits> DRPRE <bits></bits></bits>
	ETBDRPOST <i><bits></bits></i> (C5000 only) ETBDRPRE <i><bits></bits></i> (C5000 only) ETBIRPOST <i><bits></bits></i> (C5000 only) ETBIRPRE <i><bits></bits></i> (C5000 only)
<pre><parameter>: (JTAG cont.)</parameter></pre>	IRPOST <bits> IRPRE <bits></bits></bits>
	Slave [ON   OFF] TAPState < <i>state&gt;</i> TCKLevel < <i>level&gt;</i> TriState [ON   OFF]
<parameter>: (MultiTap)</parameter>	DAPTAP <tap> DEBUGTAP <tap> ETBTAP <tap> (C5000 only) MULTITAP [NONE   IcepickA   IcepickB   IcepickC   IcepickD   IcepickBB   IcepickBC   IcepickCC   IcepickDD   JtagSEQuence <sub_cmd>] NJCR <tap> SLAVETAP <tap></tap></tap></sub_cmd></tap></tap></tap>

<parameter>: (AccessPorts )</parameter>	AHBAPn.Base <address> AHBAPn.HPROT [<value>   <name>] AHBAPn.Port <port> AHBAPn.RESet AHBAPn.view AHBAPn.XtorName <name> APBAPn.Base <address> APBAPn.HPROT [<value>   <name>] APBAPn.Port <port> APBAPn.RESet APBAPn.RESet APBAPn.view APBAPn.XtorName <name></name></port></name></value></address></name></port></name></value></address>
	AXIAPn.ACEEnable [ON   OFF] AXIAPn.Base <address> AXIAPn.CacheFlags <value> AXIAPn.HPROT [<value>   <name>] AXIAPn.Port <port> AXIAPn.RESet AXIAPn.RESet AXIAPn.view AXIAPn.XtorName <name></name></port></name></value></value></address>
	DEBUGAPn.Port <port> DEBUGAPn.RESet DEBUGAPn.view DEBUGAPn.XtorName <name> JTAGAPn.Base <address></address></name></port>
	JTAGAPn.Port <port> JTAGAPn.CorePort <port> JTAGAPn.RESet JTAGAPn.view JTAGAPn.XtorName <name></name></port></port>
<pre><parameter>: (AccessPorts cont.)</parameter></pre>	MEMORYAPn.HPROT [ <value>   <name>] MEMORYAPn.Port <port> MEMORYAPn.RESet MEMORYAPn.view MEMORYAPn.XtorName <name></name></port></name></value>
<pre><parameter>: (COmponents)</parameter></pre>	ADTF.Base <address> ADTF.RESet ADTF.Type [NONE   ADTF   ADTF2   GEM] ADTF.view AET.Base <address> (C5000, C6000, C7000 only) AET.RESet (C5000, C6000, C7000 only) AET.view (C5000, C6000, C7000 only)</address></address>

<parameter></parameter>
(COmponents
cont.)

CMI.Base <address> CMI.RESet CMI.TraceID <id> CMI.view

COREDEBUG.Base <address> (C7000 only) COREDEBUG.RESet (C7000 only) COREDEBUG.view (C7000 only)

CTI.Base <address> CTI.Config [NONE | ARMV1 | ARMPostInit | OMAP3 | TMS570 | CortexV1 |

QV1]

CTI.RESet CTI.view

DRM.Base <address> DRM.RESet DRM.view

EPM.Base <address> EPM.RESet EPM.view

ETB.ATBSource <source> ETB.Base <address> ETB.Name <string> ETB.NoFlush [ON | OFF] ETB.RESet ETB.Size <size> ETB.STackMode [NotAvailbale | TRGETM | FULLTIDRM | NOTSET | FULL-

STOP | FULLCTI]

#### **ETB.view**

<parameter>:
(COmponents
cont.)

FUNNEL.ATBSource <sourcelist> FUNNEL.Base <address> FUNNEL.Name <string> FUNNEL.PROGrammable [ON | OFF] FUNNEL.RESet FUNNEL.view

OCP.Base <address> OCP.RESet OCP.TraceID <id> OCP.view

PMI.Base <address> PMI.RESet PMI.TraceID <id> PMI.view

<parameter>: **REP.ATBSource** <source> (Components **REP.Base** <address> cont.) **REP.Name** <*string*> **REP.RESet REP.view** SC.Base <address> SC.RESet SC.TraceID <id> SC view STM.Base <address> STM.Mode [None | SDTI | STP | STP64 | STPv2 | STPv2LE] STM.Name <strina> STM.RESet STM.Type [None | GenericARM | SDTI | TI] STM.view TBR.ATBSource <source> TBR.Base <address> TBR.Name <string> TBR.NoFlush [ON | OFF] TBR.RESet TBR.STackMode [NotAvailbale | TRGETM | FULLTIDRM | NOTSET | FULL-STOP | FULLCTI **TBR.view** TPIU.ATBSource <source> **TPIU.Base** <address> **TPIU.Name** <*string*> **TPIU.RESet** TPIU.Type [CoreSight | Generic] **TPIU.view** <parameter>: **TRACEPORT.Name** (Components TRACEPORT.RESet cont.) **TRACEPORT.TraceSource TRACEPORT.Type TRACEPORT.view** TRC.Base <address> (C7000 only) TRC.RESet (C7000 only) TRC.view (C7000 only) <parameter>: **COREBASE** <address> CTIBASE <address> (Deprecated) **DEBUGBASE** <address> **ETBBASE** <address> ETBFUNNELBASE < address> ETFBASE <address>

ETMBASE <address>

<pre><pre>cont.compression</pre></pre>	FUNNEL2BASE <address> FUNNELBASE <address> HTMBASE <address> ITMBASE <address> RTPBASE <address> SDTIBASE <address> SDTIBASE <address> STMBASE <address> TIADTFBASE <address> TIDRMBASE <address> TIOCPBASE <address> TIOCPTYPE <type> TIPMIBASE <address> TISCBASE <address> TISCBASE <address> TSTMBASE <address> TPIUFUNNELBASE <address> TPIUFUNNELBASE <address> TPIUFUNNELBASE <address> TRACEETBFUNNELPORT <port> TRACETPIUFUNNELPORT <port> view</port></port></address></address></address></address></address></address></address></type></address></address></address></address></address></address></address></address></address></address></address>
	AHBACCESSPORT <port> APBACCESSPORT <port> AXIACCESSPORT <port> COREJTAGPORT <port></port></port></port></port>
	DEBUGACCESSPORT <port> JTAGACCESSPORT <port> MEMORYACCESSPORT <port></port></port></port>

The **SYStem.CONFIG** commands inform the debugger about the available on-chip debug and trace components and how to access them.

This is a common description of the **SYStem.CONFIG** command group for the TI C2000, C5000, C6000 and C7000 DSPs. Each debugger will provide only a subset of these commands. Some commands need a certain CPU type selection (**SYStem.CPU** *<type>*) to become active and it might additionally depend on further settings.

Ideally you can select with **SYStem.CPU** the chip you are using which causes all setup you need and you do not need any further **SYStem.CONFIG** command.

The **SYStem.CONFIG** command information shall be provided <u>after</u> the **SYStem.CPU** command, which might be a precondition to enter certain **SYStem.CONFIG** commands, and <u>before</u> you start up the debug session e.g. by **SYStem.Up**.

CJTAGFLAGS <flags></flags>	Activates bug fixes for "cJTAG" implementations. Bit 0: Disable scanning of cJTAG ID. Bit 1: Target has no "keeper". Bit 2: Inverted meaning of SREDGE register. Bit 3: Old command opcodes. Bit 4: Unlock cJTAG via APFC register.
	Default: 0
CONNECTOR [MIPI34   MIPI20T]	Specifies the connector "MIPI34" or "MIPI20T" on the target. This is mainly needed in order to notify the trace pin location.
	Default: MIPI34 if CombiProbe is used, MIPI20T if µTrace (MicroTrace) is used.
CORE <core> <chip></chip></core>	The command helps to identify debug and trace resources which are commonly used by different cores. The command might be required in a multicore environment if you use multiple debugger instances (multiple TRACE32 PowerView GUIs) to simultaneously debug different cores on the same target system.
	Because of the default setting of this command
	debugger#1: < <i>core</i> >=1 < <i>chip</i> >=1 debugger#2: < <i>core</i> >=1 < <i>chip</i> >=2 
	each debugger instance assumes that all notified debug and trace resources can exclusively be used.
	But some target systems have shared resources for different cores, for example a common trace port. The default setting causes that each debugger instance controls the same trace port. Sometimes it does not hurt if such a module is controlled twice. But sometimes it is a must to tell the debugger that these cores share resources on the same <i><chip></chip></i> . Whereby the "chip" does not need to be identical with the device on your target board:
	debugger#1: < <i>core</i> >=1 < <i>chip</i> >=1 debugger#2: < <i>core</i> >=2 < <i>chip</i> >=1

CORE < <i>core</i> > < <i>chip</i> > (cont.)	For cores on the same <i><chip></chip></i> , the debugger assumes that the cores share the same resource if the control registers of the resource have the same address.
	Default: <core> depends on CPU selection, usually 1. <chip> derived from CORE= parameter in the configuration file (config.t32), usually 1. If you start multiple debugger instances with the help of t32start.exe, you will get ascending values (1, 2, 3,).</chip></core>
CoreNumber <number></number>	Number of cores to be considered in an SMP (symmetric multiprocessing) debug session. There are core types which can be used as a single core processor or as a scalable multicore processor of the same type. If you intend to debug more than one such core in an SMP debug session you need to specify the number of cores you intend to debug.
	Default: 1.
DEBUGPORT [DebugCable0   DebugCa- bleA   DebugCableB]	It specifies which probe cable shall be used e.g. "DebugCableA" or "DebugCableB". At the moment only the CombiProbe allows to connect more than one probe cable.
	Default: depends on detection.
DEBUGPORTTYPE [JTAG   SWD   CJTAG]	It specifies the used debug port type "JTAG", "SWD", "CJTAG", "CJTAG-SWD". It assumes the selected type is supported by the target.
	Default: JTAG.
	What is NIDnT?
	NIDnT is an acronym for "Narrow Interface for Debug and Test". NIDnT is a standard from the MIPI Alliance, which defines how to reuse the pins of an existing interface (like for example a microSD card interface) as a debug and test interface.
	To support the NIDnT standard in different implementations, TRACE32 has several special options:
Slave [ON   OFF]	If several debuggers share the same debug port, all except one must have this option active.
	JTAG: Only one debugger - the "master" - is allowed to control the signals nTRST and nSRST (nRESET). The other debuggers need to have the setting <b>Slave ON</b> .
	Default: OFF. Default: ON if CORE= >1 in the configuration file (e.g. config.t32).

With this command you can change from the normal JTAG interface to the serial wire debug mode. SWDP (Serial Wire Debug Port) uses just two signals instead of five. It is required that the target and the debugger hard- and software supports this interface.
Delault. OFF.
Keep SWDIO line high when idle. Only for Serialwire Debug mode. Usually the debugger will pull the SWDIO data line low, when no operation is in progress, so while the clock on the SWCLK line is stopped (kept low).
You can configure the debugger to pull the SWDIO data line high, when no operation is in progress by using <b>SYStem.CONFIG SWDPIdleHigh ON</b>
Default: OFF.
Device address in case of a multidrop serial wire debug port.
Default: none set (any address accepted).
<ul> <li>TriState has to be used if several debug cables are connected to a common JTAG port. TAPState and TCKLevel define the TAP state and TCK level which is selected when the debugger switches to tristate mode.</li> <li>Please note: <ul> <li>nTRST must have a pull-up resistor on the target.</li> <li>TCK can have a pull-up or pull-down resistor.</li> <li>Other trigger inputs need to be kept in inactive state.</li> </ul> </li> </ul>

Default: OFF.

With the JTAG interface you can access a Test Access Port controller (TAP) which has implemented a state machine to provide a mechanism to read and write data to an Instruction Register (IR) and a Data Register (DR) in the TAP. The JTAG interface will be controlled by 5 signals:

- nTRST (reset)
- TCK (clock)
- TMS (state machine control)
- TDI (data input)
- TDO (data output)

Multiple TAPs can be controlled by one JTAG interface by daisy-chaining the TAPs (serial connection). If you want to talk to one TAP in the chain, you need to send a BYPASS pattern (all ones) to all other TAPs. For this case the debugger needs to know the position of the TAP it wants to talk to. The TAP position can be defined with the first four commands in the table below.

DRPOST <bits></bits>	Defines the TAP position in a JTAG scan chain. Number of TAPs in the JTAG chain between the TDI signal and the TAP you are describing. In BYPASS mode, each TAP contributes one data register bit. See possible TAP types and example below.
	Default: 0.
DRPRE <bits></bits>	Defines the TAP position in a JTAG scan chain. Number of TAPs in the JTAG chain between the TAP you are describing and the TDO signal. In BYPASS mode, each TAP contributes one data register bit. See possible TAP types and example below.
	Default: 0.
IRPOST <bits></bits>	Defines the TAP position in a JTAG scan chain. Number of Instruction Register (IR) bits of all TAPs in the JTAG chain between TDI signal and the TAP you are describing. See possible TAP types and example below.
	Default: 0.
IRPRE <bits></bits>	Defines the TAP position in a JTAG scan chain. Number of Instruction Register (IR) bits of all TAPs in the JTAG chain between the TAP you are describing and the TDO signal. See possible TAP types and example below.
	Default: 0.

### NOTE: If you are not sure about your settings concerning IRPRE, IRPOST, DRPRE, and DRPOST, you can try to detect the settings automatically with the SYStem.DETECT.DaisyChain command.

Slave [ON   OFF]	If several debuggers share the same debug port, all except one must have this option active.
	JTAG: Only one debugger - the "master" - is allowed to control the signals nTRST and nSRST (nRESET). The other debuggers need to have the setting <b>Slave OFF</b> .
	Default: OFF. Default: ON if CORE= >1 in the configuration file (e.g. config.t32). For CortexM: Please check also SYStem.Option.DISableSOFTRES [ON   OFF]
TAPState <state></state>	This is the state of the TAP controller when the debugger switches to tristate mode. All states of the JTAG TAP controller are selectable.
	0 Exit2-DR 1 Exit1-DR 2 Shift-DR 3 Pause-DR 4 Select-IR-Scan 5 Update-DR 6 Capture-DR 7 Select-DR-Scan 8 Exit2-IR 9 Exit1-IR 10 Shift-IR 11 Pause-IR 12 Run-Test/Idle 13 Update-IR 14 Capture-IR 15 Test-Logic-Reset
	Default: 7 = Select-DR-Scan.
TCKLevel <level></level>	Level of TCK signal when all debuggers are tristated. Normally defined by a pull-up or pull-down resistor on the target.
	Default: 0.
TriState [ON   OFF]	<ul> <li>TriState has to be used if several debug cables are connected to a common JTAG port. TAPState and TCKLevel define the TAP state and TCK level which is selected when the debugger switches to tristate mode.</li> <li>Please note: <ul> <li>nTRST must have a pull-up resistor on the target.</li> <li>TCK can have a pull-up or pull-down resistor.</li> <li>Other trigger inputs need to be kept in inactive state.</li> </ul> </li> </ul>
	Default: OFF.

### TAP types:

Core TAP providing access to the debug register of the core you intend to debug. -> DRPOST, DRPRE, IRPOST, IRPRE.

DAP (Debug Access Port) TAP providing access to the debug register of the core you intend to debug. It might be needed additionally to a Core TAP if the DAP is only used to access memory and not to access the core debug register.

-> DAPDRPOST, DAPDRPRE, DAPIRPOST, DAPIRPRE.

DAP2 (Debug Access Port) TAP in case you need to access a second DAP to reach other memory locations.

-> DAP2DRPOST, DAP2DRPRE, DAP2IRPOST, DAP2IRPRE.

ETB (Embedded Trace Buffer) TAP if the ETB has its own TAP to access its control register (typical with ARM11 cores).

-> ETBDRPOST, ETBDRPRE, ETBIRPOST, ETBIRPRE.

NEXT: If a memory access changes the JTAG chain and the core TAP position then you can specify the new values with the NEXT... parameter. After the access for example the parameter NEXTIRPRE will replace the IRPRE value and NEXTIRPRE becomes 0. Available only on ARM11 debugger. -> NEXTDRPOST, NEXTIRPRE, NEXTIRPOST, NEXTIRPRE.

RTP (RAM Trace Port) TAP if the RTP has its own TAP to access its control register. -> RTPDRPOST, RTPDRPRE, RTPIRPOST, RTPIRPRE.

CHIP: Definition of a TAP or TAP sequence in a scan chain that needs a different Instruction Register (IR) and Data Register (DR) pattern than the default BYPASS (1...1) pattern. -> CHIPDRPOST, CHIPDRPRE, CHIPIRPOST, CHIPIRPRE.

### Example:



SYStem.CONFIG	IRPRE 15.	
SYStem.CONFIG	DRPRE 3.	
SYStem.CONFIG	DAPIRPOST	16.
SYStem.CONFIG	DAPDRPOST	3.
SYStem.CONFIG	ETBIRPOST	5.
SYStem.CONFIG	ETBDRPOST	1.
SYStem.CONFIG	ETBIRPRE	11.
SYStem.CONFIG	ETBDRPRE	2.



A "Multitap" is a system level or chip level test access port (TAP) in a JTAG scan chain. It can for example provide functions to re-configure the JTAG chain or view and control power, clock, reset and security of different chip components.

At the moment the debugger supports three types and its different versions: Icepickx, STCLTAPx, MSMTAP:

#### Example:



**DEBUGTAP** *<tap>* Specifies the TAP number which needs to be activated to get the core TAP in the JTAG chain. E.g. ARM11 TAP if you intend to debug an ARM11.

Used if MULTITAP=Icepickx.

**ETBTAP** *<tap>* Specifies the TAP number which needs to be activated to get the ETB TAP in the JTAG chain.

MULTITAP [NONE   IcepickA   IcepickB	Selects the type and version of the MULTITAP.
IcepickC   IcepickD   IcepickB   IcepickBB   IcepickBC   IcepickCC   IcepickDD   JtagSEQuence <sub cmd="">]</sub>	In case of MSMTAP you need to add parameters which specify which IR pattern and DR pattern needed to be shifted by the debugger to initialize the MSMTAP. Please note some of these parameters need a decimal input (dot at the end).
• • • • • • • • • • • • • • • • • • •	IcepickXY means that there is an Icepick version "X" which includes a subsystem with an Icepick of version "Y".
	For a description of the <b>JtagSEQuence</b> subcommands, see <b>SYStem.CONFIG.MULTITAP JtagSEQuence</b> .
NJCR <tap></tap>	Number of a Non-JTAG Control Register (NJCR) which shall be used by the debugger.
	Used if MULTITAP=Icepickx.
SLAVETAP <tap></tap>	Specifies the TAP number to get the Icepick of the sub-system in the JTAG scan chain.
	Used if MULTITAP=IcepickXY (two Icepicks).

## <parameters> configuring a CoreSight Debug Access Port "AP"

An Access Port (AP) is a CoreSight module from Arm which provides access via its debug link (JTAG, cJTAG, SWD, USB, UDP/TCP-IP, GTL, PCIe...) to:

- 1. Different memory busses (AHB, APB, AXI). This is especially important if the on-chip debug register needs to be accessed this way. You can access the memory buses by using certain access classes with the debugger commands: "AHB:", "APB:", "AXI:, "DAP", "E:". The interface to these buses is called Memory Access Port (MEM-AP).
- 2. Other, chip-internal JTAG interfaces. This is especially important if the core you intend to debug is connected to such an internal JTAG interface. The module controlling these JTAG interfaces is called JTAG Access Port (JTAG-AP). Each JTAG-AP can control up to 8 internal JTAG interfaces. A port number between 0 and 7 denotes the JTAG interfaces to be addressed.
- 3. A transactor name for virtual connections to AMBA bus level transactors can be configured by the property **SYStem.CONFIG.\*APn.XtorName** *<name>*. A JTAG or SWD transactor must be configured for virtual connections to use the property "Port" or "Base" (with "DP:" access) in case XtorName remains empty.



#### Example 1: SoC-400



## AHBAPn.HPROT [<value> |

<name>] SYStem.Option.AHBH-PROT [<value> | <name>] (deprecated)

APBAPn.HPROT [<value> | <name>]

### Default: 0.

Selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AHB Access Port, when using the AHB: memory class.

### Default: 0.

This option selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight APB Access Port, when using the APB: memory class.

The secure access bit HPROT[1] is not controlled by this option, but via the access class prefixes "Z" and "N" as well as "L" and "O" if the Access Port supports Realm Management Extension.

AXIAPn.HPROT [ <value>   <name>] SYStem.Option.AXIHPROT [<value>   <name>] (deprecated)</name></value></name></value>	Default: 0. This option selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AXI Access Port, when using the AXI: memory class. The secure access bit HPROT[1] is not controlled by this option, but via the access class prefixes "Z" and "N" as well as "L" and "O" if the Access Port supports Realm Management Extension.
(deprecated)	The secure access bit HPROT[1] is not controlled by this option but via the access class prefixes "Z" and "N" as well as "L" and "O" if the Access Port supports Realm Management Extension

# MEMORYAPn.HPROT Default: 0. [<value> | <name>] This option selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight Memory Access Port, when using the E: memory class.

## AXIAPn.ACEEnable [ON | OFF] SYStem.Option.AXIACEEnable [ON | OFF] (deprecated)

Default: OFF. Enables ACE transactions on the AXI-AP, including barriers. This does only work if the debug logic of the target CPU implements coherent accesses. Otherwise this option will be without effect.

#### AXIAPn.CacheFlags <value> SYStem.Option.AXI-CACHEFLAGS <value> (deprecated)

Default: DeviceSYStem (=0x30: Domain=0x3, Cache=0x0). This option configures the value used for the Cache and Domain bits in the Control Status Word (CSW[27:24]->Cache, CSW[14:13]->Domain) of an Access Port, when using the AXI: memory class.

The below offered selection options are all non-bufferable. Alternatively you can enter a <value>, where value[5:4] determines the Domain bits and value[3:0] the Cache bits.

<name></name>	Description
DeviceSYStem	=0x30: Domain=0x3, Cache=0x0
NonCacheableSYStem	=0x32: Domain=0x3, Cache=0x2
ReadAllocateNonShareable	=0x06: Domain=0x0, Cache=0x6
ReadAllocateInnerShareable	=0x16: Domain=0x1, Cache=0x6
ReadAllocateOuterShareable	=0x26: Domain=0x2, Cache=0x6
WriteAllocateNonShareable	=0x0A: Domain=0x0, Cache=0xA
WriteAllocateInnerShareable	=0x1A: Domain=0x1, Cache=0xA
WriteAllocateOuterShareable	=0x2A: Domain=0x2, Cache=0xA

ReadWriteAllocateNonShareable	=0x0E: Domain=0x0, Cache=0xE
ReadWriteAllocateInnerShareable	=0x1E: Domain=0x1, Cache=0xE
ReadWriteAllocateOuterShareable	=0x2E: Domain=0x2, Cache=0xE

AHBAPn.XtorName <name></name>	AHB bus transactor name that shall be used for "AHBn:" access class.
APBAPn.XtorName <name></name>	APB bus transactor name that shall be used for "APBn:" access class.
AXIAPn.XtorName <name></name>	AXI bus transactor name that shall be used for "AXIn:" access class.
DEBUGAPn.XtorName <name></name>	APB bus transactor name identifying the bus where the debug register can be found. Used for "DAP:" access class.
MEMORYAPn.XtorName <name></name>	AHB bus transactor name identifying the bus where system memory can be accessed even during runtime. Used for "E:" access class while running, assuming "SYStem.MemAccess DAP".

RESet	Undo the configuration for this access port. This does not cause a physical reset for the access port on the chip.
view	Opens a window showing the current configuration of the access port.

AHBAPn.Port <port>

AHBACCESSPORT <port>

(deprecated) Access Port Number (0-255) of a SoC-400 system which shall be APBAPn.Port <port> APBACCESSPORT <port> used for "APBn:" access class. Default: <port>=1. (deprecated) Access Port Number (0-255) of a SoC-400 system which shall be AXIAPn.Port <port> used for "AXIn:" access class. Default: port not available. AXIACCESSPORT <port> (deprecated) **DEBUGAPn.Port** <port> AP access port number (0-255) of a SoC-400 system where the DEBUGACCESSPORT debug register can be found (typically on APB). Used for "DAP:" access class. Default: <port>=1. <port> (deprecated) JTAGAPn.CorePort <port> JTAG-AP port number (0-7) connected to the core which shall be debugged. **COREJTAGPORT** <port> (deprecated) JTAGAPn.Port <port> Access port number (0-255) of a SoC-400 system of the JTAG JTAGACCESSPORT <port> Access Port. (deprecated)

MEMORYAPn.Port <port> MEMORYACCESSPORT <port> (deprecated) AP access port number (0-255) of a SoC-400 system where system memory can be accessed even during runtime (typically an AHB). Used for "E:" access class while running, assuming "SYStem.MemAccess DAP". Default: *<port>=*0.

Access Port Number (0-255) of a SoC-400 system which shall be

used for "AHBn:" access class. Default: <port>=0.

#### SoC-600 Specific Commands

AHBAPn.Base <address></address>	This command informs the debugger about the start address of the register block of the "AHBAPn:" access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.
	<b>Example</b> : SYStem.CONFIG.AHBAP1.Base DP:0x80002000 Meaning: The control register block of the AHB access ports starts at address 0x80002000.
APBAPn.Base <address></address>	This command informs the debugger about the start address of the register block of the "APBAPn:" access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.
	<b>Example</b> : SYStem.CONFIG.APBAP1.Base DP:0x80003000 Meaning: The control register block of the APB access ports starts at address 0x80003000.
AXIAPn.Base <address></address>	This command informs the debugger about the start address of the register block of the "AXIAPn:" access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.
	<b>Example</b> : SYStem.CONFIG.AXIAP1.Base DP:0x80004000 Meaning: The control register block of the AXI access ports starts at address 0x80004000.
JTAGAPn.Base <address></address>	This command informs the debugger about the start address of the register block of the "JTAGAPn:" access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.
	<b>Example</b> : SYStem.CONFIG.JTAGAP1.Base DP:0x80005000 Meaning: The control register block of the JTAG access ports starts at address 0x80005000.

On the **Components** tab in the **SYStem.CONFIG.state** window, you can comfortably add the debug and trace components your chip includes and which you intend to use with the debugger's help.

🖉 B::SYStem	CONFIG.state /COmponents		- • •
DebugPort	Jtag DAP COmpo	nents	
- Select cor	nponents to display -		
– CTI1 –			
Base	IO:0x300	Config	CROSSBREAK -

All Bi:SYStem.CONFIG.state /COmponents	
Debugport JTAG Multitap DAP Components	
- New Component -	
- New Component - CNI1 COREDEBUG CTI DRM DTM DTM DWT EPM ETB1 ETB1 ETB2AXI ETF1 ETM ETM ETM ETM ETM ETM ETM ETM	
RTP SC STM1 TPIU	

B::SYStem.CONFIG.state /COmponents	
Debugport JTAG Multitap DAP Componen	nts
- New Component -	
- ETM	
Base	

Each configuration can be done by a command in a script file as well. Then you do not need to enter everything again on the next debug session. If you press the button with the three dots you get the corresponding command in the command line where you can view and maybe copy it into a script file.

B::SYS.CONFIG.ETM.Base
Address: DAP:0000000
[ok] <address> <value></value></address>
You can have several of the following components: CMI, ETB, ETF, ETR, FUNNEL, STM. **Example**: FUNNEL1, FUNNEL2, FUNNEL3,...

The *<address>* parameter can be just an address (e.g. 0x80001000) or you can add the access class in front (e.g. AHB:0x80001000). Without access class it gets the command specific default access class which is "EDAP:" in most cases.

#### Example:



SYStem.CONFIG.COREDEBUG.Base 0x80010000 0x80012000 SYStem.CONFIG.BMC.Base 0x80011000 0x80013000 SYStem.CONFIG.ETM.Base 0x8001c000 0x8001d000 SYStem.CONFIG.STM1.Base EAHB:0x20008000 SYStem.CONFIG.STM1.Type ARM SYStem.CONFIG.STM1.Mode STPv2 SYStem.CONFIG.FUNNEL1.Base 0x80004000 SYStem.CONFIG.FUNNEL2.Base 0x80005000 SYStem.CONFIG.TPIU.Base 0x80003000 SYStem.CONFIG.FUNNEL1.ATBSource ETM.0 0 ETM.1 1 SYStem.CONFIG.FUNNEL2.ATBSource FUNNEL1 0 STM1 7 SYStem.CONFIG.TPIU.ATBSource FUNNEL2

🔑 B::SYStem.C	CONFIG.state /COmponents
Debugport	JTAG Multitap DAP Components
- New Comp	onent - 🗸 🗸
- COREDEBU	G
Base(s)	DAP:0x80010000 DAP:0x80012000
Base(s)	DAP:0x80011000 DAP:0x80013000
Base(s)	DAP:0x8001C000 DAP:0x8001D000
Base	EAHB:0x20008000 Type ARM -
Mode - FUNNEL1 -	STPv2
Base	DAP:0x80004000
ATBSource - FUNNEL2 -	ETM
Base	DAP:0x80005000
ATBSource - TPIU	FUNNEL1 0 STM1 7
Base	DAP:0x80003000 ATBSource FUNNEL2

... .ATBSource <source>

Specify for components collecting trace information from where the trace data are coming from. This way you inform the debugger about the interconnection of different trace components on a common trace bus.

You need to specify the "... .Base *<address>*" or other attributes that define the amount of existing peripheral modules before you can describe the interconnection by "... .ATBSource *<source>*".

A CoreSight trace FUNNEL has eight input ports (port 0-7) to combine the data of various trace sources to a common trace stream. Therefore you can enter instead of a single source a list of sources and input port numbers.

#### Example:

SYStem.CONFIG FUNNEL.ATBSource ETM 0 HTM 1 STM 7

Meaning: The funnel gets trace data from ETM on port 0, from HTM on port 1 and from STM on port 7.

In an SMP (Symmetric MultiProcessing) debug session where you used a list of base addresses to specify one component per core you need to indicate which component in the list is meant:

Example: Four cores with ETM modules. SYStem.CONFIG ETM.Base 0x1000 0x2000 0x3000 0x4000 SYStem.CONFIG FUNNEL1.ATBSource ETM.0 0 ETM.1 1 ETM.2.2 ETM.3.3 "...2" of "ETM.2" indicates it is the third ETM module which has the base address 0x3000. The indices of a list are 0, 1, 2, 3,... If the numbering is accelerating, starting from 0, without gaps, like the example above then you can shorten it to SYStem.CONFIG FUNNEL1.ATBSource ETM Example: Four cores, each having an ETM module and an ETB module. SYStem CONFIG FTM Base 0x1000 0x2000 0x3000 0x4000 SYStem.CONFIG ETB.Base 0x5000 0x6000 0x7000 0x8000 SYStem.CONFIG ETB.ATBSource ETM.2 2 The third "ETM.2" module is connected to the third ETB. The last "2" in the command above is the index for the ETB. It is not a port number which exists only for FUNNELs. For a list of possible components including a short description see Components and Available Commands. .....BASE <address> This command informs the debugger about the start address of the register block of the component. And this way it notifies the existence of the component. An on-chip debug and trace component typically provides a control register block which needs to be accessed by the debugger to control this component. Example: SYStem.CONFIG ETMBASE APB:0x8011c000 Meaning: The control register block of the Embedded Trace Macrocell (ETM) starts at address 0x8011c000 and is accessible via APB bus. In an SMP (Symmetric MultiProcessing) debug session you can enter for the components BMC, COREBEBUG, CTI, ETB, ETF, ETM, ETR a list of base addresses to specify one component per core. Example assuming four cores: SYStem.CONFIG COREDEBUG.Base 0x80001000 0x80003000 0x80005000 0x80007000

For a list of possible components including a short description see **Components and Available Commands**.

Name	The name is a freely configurable identifier to describe how many instances exists in a target systems chip. TRACE32 PowerView GUI shares with other opened PowerView GUIs settings and the state of components identified by the same name and component type. Components using different names are not shared. Other attributes as the address or the type are used when no name is configured.
	Example: Shared None-Programmable Funnel: PowerView1: SYStem.CONFIG.FUNNEL.PROGramable OFF SYStem.CONFIG.FUNNEL.Name "shared-funnel-1" PowerView2: SYStem.CONFIG.FUNNEL.PROGramable OFF SYStem.CONFIG.FUNNEL.Name "shared-funnel-1" SYStem.CONFIG.Core 2. 1. ; merge configuration to describe a target system with one chip containing a single none- programmable FUNNEL.
NoFlush [ON   OFF]	Deactivates an ETB flush request at the end of the trace recording. This is a workaround for a bug on a certain chip. You will loose trace data at the end of the recording. Don't use it if not needed. Default: OFF.
RESet	Undo the configuration for this component. This does not cause a physical reset for the component on the chip.
	For a list of possible components including a short description see <b>Components and Available Commands</b> .
<b>view</b>	Opens a window showing the current configuration of the component.
	For a list of possible components including a short description see <b>Components and Available Commands</b> .
TraceID <id></id>	Identifies from which component the trace packet is coming from. Components which produce trace information (trace sources) for a common trace stream have a selectable ".TraceID <i><id></id></i> ".
	If you miss this SYStem.CONFIG command for a certain trace source (e.g. ETM) then there is a dedicated command group for this component where you can select the ID (ETM.TraceID <i><id></id></i> ).
	The default setting is typically fine because the debugger uses different default trace IDs for different components.
	For a list of possible components including a short description see <b>Components and Available Commands</b> .

CTI.Config <type></type>	Informs about the interconnection of the core Cross Trigger Interfaces (CTI). Certain ways of interconnection are common and these are supported by the debugger e.g. to cause a synchronous halt of multiple cores.
	<ul> <li>NONE: The CTI is not used by the debugger.</li> <li>ARMV1: This mode is used for ARM7/9/11 cores which support synchronous halt, only.</li> <li>ARMPostInit: Like ARMV1 but the CTI connection differs from the ARM recommendation.</li> <li>OMAP3: This mode is not yet used.</li> <li>TMS570: Used for a certain CTI connection used on a TMS570 derivative.</li> <li>CortexV1: The CTI will be configured for synchronous start and stop via CTI. It assumes the connection of DBGRQ, DBGACK, DBGRESTART signals to CTI are done as recommended by ARM. The CTIBASE must be notified. "CortexV1" is the default value if a Cortex-A/R core is selected and the CTIBASE is notified.</li> </ul>
	QV1: This mode is not yet used.
	ARMV8V1: Channel 0 and 1 of the CTM are used to distribute start/stop events from and to the CTIs. ARMv8 only. ARMV8V2: Channel 2 and 3 of the CTM are used to distribute start/stop events from and to the CTIs. ARMv8 only. ARMV8V3: Channel 0, 1 and 2 of the CTM are used to distribute start/stop events. Implemented on request. ARMv8 only.
ETB.Size <size></size>	Specifies the size of the Embedded Trace Buffer. The ETB size can normally be read out by the debugger. Therefore this command is only needed if this can not be done for any reason.
ETB.STackMode [NotAvail- bale   TRGETM   FULLTIDRM   NOTSET   FULLSTOP   FULLCTI]	<ul> <li>Specifies the which method is used to implement the Stack mode of the on-chip trace.</li> <li>NotAvailable: stack mode is not available for this on-chip trace.</li> <li>TRGETM: the trigger delay counter of the onchip-trace is used. It starts by a trigger signal that must be provided by a trace source. Usually those events are routed through one or more CTIs to the on-chip trace.</li> <li>FULLTIDRM: trigger mechanism for TI devices.</li> <li>NOTSET: the method is derived by other GUIs or hardware. detection.</li> <li>FULLSTOP: on-chip trace stack mode by implementation.</li> <li>FULLCTI: on-chip trace provides a trigger signal that is routed back to on-chip trace over a CTI.</li> </ul>
FUNNEL.Name <string></string>	It is possible that different funnels have the same address for their control register block. This assumes they are on different buses and for different cores. In this case it is needed to give the funnel different names to differentiate them.

FUNNEL.PROGrammable [ON   OFF]	Default is ON. If set to ON the peripheral is controlled by TRACE32 in order to route ATB trace data through the ATB bus network. If PROGrammable is configured to value OFF then TRACE32 will not access the FUNNEL registers and the base address doesn't need to be configured. This can be useful for FUNNELs that don't have registers or when those registers are read-only. TRACE32 need still be aware of the connected ATB trace sources and sink in order to know the ATB topology. To build a complete topology across multiple instances of PowerView the property Name should be set at all instances to a chip wide unique identifier.
OCP.Type <type></type>	Specifies the type of the OCP module. The <i><type></type></i> is just a number which you need to figure out in the chip documentation.
RTP.PerBase <address></address>	PERBASE specifies the base address of the core peripheral registers which accesses shall be traced. PERBASE is needed for the RAM Trace Port (RTP) which is available on some derivatives from Texas Instruments. The trace packages include only relative addresses to PERBASE and RAMBASE.
RTP.RamBase <address></address>	RAMBASE is the start address of RAM which accesses shall be traced. RAMBASE is needed for the RAM Trace Port (RTP) which is available on some derivatives from Texas Instruments. The trace packages include only relative addresses to PERBASE and RAMBASE.
STM.Mode [NONE   XTIv2   SDTI   STP   STP64   STPv2]	Selects the protocol type used by the System Trace Module (STM).
STM.Type [None   Generic   ARM   SDTI   TI]	Selects the type of the System Trace Module (STM). Some types allow to work with different protocols (see STM.Mode).
TPIU.Type [CoreSight   Generic]	Selects the type of the Trace Port Interface Unit (TPIU).
	CoreSight: Default. CoreSight TPIU. TPIU control register located at TPIU.Base <i><address></address></i> will be handled by the debugger.
	Generic: Proprietary TPIU. TPIU control register will not be handled by the debugger.

#### **Components and Available Commands**

See the description of the commands above. Please note that there is a common description for ... .ATBSource, ... .Base, , ... .RESet, ... .TraceID.

ADTF.Base <address> ADTF.RESet ADTF.Type [None | ADTF | ADTF2 | GEM] AMBA trace bus DSP Trace Formatter (ADTF) - Texas Instruments Module of a TMS320C5x or TMS320C6x core converting program and data trace information in ARM CoreSight compliant format.

CMI.Base <address> CMI.RESet CMI.TraceID <id> Clock Management Instrumentation (CMI) - Texas Instruments Trace source delivering information about clock status and events to a system trace module.

#### DRM.Base <address> DRM.RESet

Debug Resource Manager (DRM) - Texas Instruments It will be used to prepare chip pins for trace output.

EPM.Base <address> EPM.RESet Emulation Pin Manager (EPM) - Texas Instruments It will be used to prepare chip pins for trace output.

#### ETB.ATBSource <source>

ETB.Base <address> ETB.RESet ETB.Size <size> Embedded Trace Buffer (ETB) - ARM CoreSight module Enables trace to be stored in a dedicated SRAM. The trace data will be read out through the debug port after the capturing has finished.

FUNNEL.ATBSource <sourcelist> FUNNEL.Base <address>

FUNNEL.Base <address> FUNNEL.Name <string> FUNNEL.PROGrammable [ON | OFF] FUNNEL.RESet CoreSight Trace Funnel (CSTF) - ARM CoreSight module Combines multiple trace sources onto a single trace bus (ATB = AMBA Trace Bus).

#### **REP.ATBSource** <*sourcelist*>

REP.Base <address> REP.Name <string> REP.RESet CoreSight Replicator - ARM CoreSight module This command group is used to configure ARM Coresight Replicators with programming interface. After the Replicator(s) have been defined by the base address and optional names the ATB sources REPlicatorA and REPlicatorB can be used from other ATB sinks to connect to output A or B to the Replicator.

OCP.Base <address> OCP.RESet OCP.TraceID <id> OCP.Type <type> Open Core Protocol watchpoint unit (OCP) - Texas Instruments Trace source module delivering bus trace information to a system trace module. PMI.Base <address> PMI.RESet PMI.TraceID <id> Power Management Instrumentation (PMI) - Texas Instruments Trace source reporting power management events to a system trace module.

SC.Base <address> SC.RESet SC.TraceID <id> Statistic Collector (SC) - Texas Instruments Trace source delivering statistic data about bus traffic to a system trace module.

STM.Base <address> STM.Mode [NONE | XTIv2 | SDTI | STP | STP64 | STPv2] STM.RESet STM.Type [None | Generic | ARM | SDTI | TI] System Trace Macrocell (STM) - MIPI, ARM CoreSight, others Trace source delivering system trace information e.g. sent by software in printf() style.

TPIU.ATBSource <source> TPIU.Base <address> TPIU.RESet TPIU.Type [CoreSight | Generic] Trace Port Interface Unit (TPIU) - ARM CoreSight module Trace sink sending the trace off-chip on a parallel trace port (chip pins). In the last years the chips and its debug and trace architecture became much more complex. Especially the CoreSight trace components and their interconnection on a common trace bus required a reform of our commands. The new commands can deal even with complex structures.

... **BASE** *<address>* This command informs the debugger about the start address of the register block of the component. And this way it notifies the existence of the component. An on-chip debug and trace component typically provides a control register block which needs to be accessed by the debugger to control this component.

Example: SYStem.CONFIG ETMBASE APB:0x8011c000

Meaning: The control register block of the Embedded Trace Macrocell (ETM) starts at address 0x8011c000 and is accessible via APB bus.

In an SMP (Symmetric MultiProcessing) debug session you can enter for the components BMC, CORE, CTI, ETB, ETF, ETM, ETR a list of base addresses to specify one component per core.

Example assuming four cores: "SYStem.CONFIG COREBASE 0x80001000 0x80003000 0x80005000 0x80007000".

COREBASE (old syntax: DEBUGBASE): Some cores e.g. Cortex-A or Cortex-R do not have a fix location for their debug register which are used for example to halt and start the core. In this case it is essential to specify its location before you can connect by e.g. SYStem.Up.

PERBASE and RAMBASE are needed for the RAM Trace Port (RTP) which is available on some derivatives from Texas Instruments. PERBASE specifies the base address of the core peripheral registers which accesses shall be traced, RAMBASE is the start address of RAM which accesses shall be traced. The trace packages include only relative addresses to PERBASE and RAMBASE.

For a list of possible components including a short description see **Components and Available Commands**.

<b>PORT</b> <i><port></port></i>	Informs the debugger about which trace source is connected to which input port of which funnel. A CoreSight trace funnel provides 8 input ports (port 0-7) to combine the data of various trace sources to a common trace stream. <b>Example</b> : SYStem.CONFIG STMFUNNEL2PORT 3
	Meaning: The System Trace Module (STM) is connected to input port #3 on FUNNEL2.
	On an SMP debug session some of these commands can have a list of <i><port></port></i> parameter.
	In case there are dedicated funnels for the ETB and the TPIU their base addresses are specified by ETBFUNNELBASE, TPIUFUNNELBASE respectively. And the funnel port number for the ETM are declared by ETMETBFUNNELPORT, ETMTPIUFUNNELPORT respectively.
	TRACE stands for the ADTF trace source module.
	For a list of possible components including a short description see <b>Components and Available Commands</b> .
CTICONFIG <type></type>	Informs about the interconnection of the core Cross Trigger Interfaces (CTI). Certain ways of interconnection are common and these are supported by the debugger e.g. to cause a synchronous halt of multiple cores.
	NONE: The CTI is not used by the debugger. ARMV1: This mode is used for ARM7/9/11 cores which support synchronous halt, only. ARMPostInit: Like ARMV1 but the CTI connection differs from the ARM recommendation. OMAP3: This mode is not yet used. TMS570: Used for a certain CTI connection used on a TMS570 derivative.
	CortexV1: The CTI will be configured for synchronous start and stop via CTI. It assumes the connection of DBGRQ, DBGACK, DBGRESTART signals to CTI are done as recommended by ARM. The CTIBASE must be notified. "CortexV1" is the default value if a Cortex-A/R core is selected and the CTIBASE is notified. QV1: This mode is not yet used.
TIOCPTYPE <type></type>	Specifies the type of the OCP module from Texas Instruments (TI).
view	Opens a window showing most of the SYStem.CONFIG settings and allows to modify them.

In the following you find the list of deprecated commands which can still be used for compatibility reasons and the corresponding new command.

SYStem.CONFIG <parameter>

<parameter>:
(Deprecated)

BMCBASE <address> BYPASS <seq>

COREBASE <address> CTIBASE <address> DEBUGBASE <address> DTMCONFIG [ON | OFF] **DTMETBFUNNELPORT** <port> DTMFUNNEL2PORT <port> **DTMFUNNELPORT** <port> **DTMTPIUFUNNELPORT** <port> DWTBASE <address> ETB2AXIBASE <address> ETBBASE <address> ETBFUNNELBASE <address> ETFBASE <address> ETMBASE <address> **ETMETBFUNNELPORT** <port> ETMFUNNEL2PORT <port> **ETMFUNNELPORT** <port> ETMTPIUFUNNELPORT <port> FILLDRZERO [ON | OFF]

FUNNEL2BASE <address> FUNNELBASE <address> HSMBASE <address> <parameter>: (New)

BMC.Base <address>

CHIPIRPRE <bits> CHIPIRLENGTH <bits> CHIPIRPATTERN.Alternate <pattern>

COREDEBUG.Base <address>

CTI.Base <address>

COREDEBUG.Base <address>

DTM.Type.Generic

FUNNEL4.ATBSource DTM <port> (1)

FUNNEL2.ATBSource DTM <port> (1)

FUNNEL1.ATBSource DTM <port> (1)

FUNNEL3.ATBSource DTM <port> (1)

DWT.Base <address>

ETB2AXI.Base <address>

ETB1.Base <address>

FUNNEL4.Base <address>

ETF1.Base <address>

ETM.Base <address>

FUNNEL4.ATBSource ETM <port>(1)

**FUNNEL2.ATBSource ETM** <port> (1)

FUNNEL1.ATBSource ETM <port>(1)

FUNNEL3.ATBSource ETM <port>(1)

CHIPDRPRE 0 CHIPDRPOST 0 CHIPDRLENGTH <bits\_of\_complete\_dr\_path> CHIPDRPATTERN.Alternate 0

FUNNEL2.Base <address>

FUNNEL1.Base <address>

HSM.Base <address>

HTMBASE <address> HTMETBFUNNELPORT <port> HTMFUNNEL2PORT <port> HTMFUNNELPORT <port> HTMTPIUFUNNELPORT <port> ITMBASE <address> ITMETBFUNNELPORT <port> ITMFUNNEL2PORT <port> ITMFUNNELPORT <port> ITMFUNNELPORT <port> RAMBASE <address> RAMBASE <address> SDTIBASE <address>

STMBASE <address>

STMETBFUNNELPORT <port> STMFUNNEL2PORT <port> STMFUNNELPORT <port> STMTPIUFUNNELPORT <port> TIADTFBASE <address> TIDRMBASE <address> TICEBASE <address> TIOCPBASE <address> TIOCPBASE <address> TIOCPTYPE <type> TIPMIBASE <address> TISCBASE <address> TISCBASE <address>

TPIUBASE <address> TPIUFUNNELBASE <address> TRACEETBFUNNELPORT <port> HTM.Base <address> FUNNEL4.ATBSource HTM <port> (1) FUNNEL2.ATBSource HTM <port> (1) FUNNEL1.ATBSource HTM <port> (1) FUNNEL3.ATBSource HTM <port> (1) ITM.Base <address> FUNNEL4.ATBSource ITM <port> (1) FUNNEL2.ATBSource ITM <port> (1) FUNNEL1.ATBSource ITM <port> (1) FUNNEL3.ATBSource ITM <port> (1) RTP.PerBase <address> **RTP.RamBase** <address> RTP.Base <address> STM1.Base <address> STM1.Mode SDTI STM1.Type SDTI STM1.Base <address> STM1.Mode STPV2 STM1.Type ARM **FUNNEL4.ATBSource STM1** <port> (1) FUNNEL2.ATBSource STM1 <port> (1) **FUNNEL1.ATBSource STM1** <port> (1) FUNNEL3.ATBSource STM1 <port> (1) ADTF.Base <address> DRM.Base <address> EPM.Base <address> ICE.Base <address> OCP.Base <address> OCP.Type <type> PMI.Base <address> SC.Base <address> STM1.Base <address> STM1.Mode STP STM1.Type TI TPIU.Base <address> FUNNEL3.Base <address>

FUNNEL4.ATBSource ADTF <port>(1)

#### TRACEFUNNELPORT <port>

**TRACETPIUFUNNELPORT** port>

#### view

FUNNEL1.ATBSource ADTF <port> (1) FUNNEL3.ATBSource ADTF <port> (1)

state

(1) Further "*<component>*.ATBSource *<source>*" commands might be needed to describe the full trace data path from trace source to trace sink.

### SYStem.Option.AHBHPROT

### Select AHB-AP HPROT bits

Format:	SYStem.Option.AHBHPROT <value> (deprecated) Use SYStem.CONFIG.AHBAPn.HPROT instead.</value>	

Default: 0

Selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AHB Access Port, when using the AHB: memory class.

### SYStem.Option.AXIACEEnable

ACE enable flag of the AXI-AP

Format: SYStem.Option.AXIACEEnable [ON | OFF] (deprecated) Use SYStem.CONFIG.AXIAPn.ACEEnable instead.

Default: OFF.

Enables ACE transactions on the DAP AXI-AP, including barriers. This does only work if the debug logic of the target CPU implements coherent AXI accesses. Otherwise this option will be without effect.

### SYStem.Option.AXICACHEFLAGS

Configure AXI-AP cache bits

Format:

SYStem.Option.AXICACHEFLAGS <value> (deprecated) Use SYStem.CONFIG.AXIAPn.CacheFlags instead.

Default: DeviceSYStem (=0x30: Domain=0x3, Cache=0x0).

This option configures the value used for the Cache and Domain bits in the Control Status Word (CSW[27:24]->Cache, CSW[14:13]->Domain) of an AXI Access Port of a DAP, when using the AXI: memory class.

### SYStem.Option.AXIHPROT

### Select AXI-AP HPROT bits

Format:	SYStem.Option.AXIHPROT <value> (deprecated) Use SYStem.CONFIG.AXIAPn.HPROT instead.</value>	

Default: 0

This option selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AXI Access Port, when using the AXI: memory class.

## SYStem.Option.ByteMode

Define byte mode

Format:	SYStem.Option.ByteMode [AUTO   ACCESS   WORD   BYTE]
Default: AUTO.	
Defines byte mode.	
Αυτο	Byte mode is automatically detected by TRACE32.
ACCESS	The selected byte mode depends on the CPU registers.
WORD	TRACE32 interprets code in word-pointer mode.
BYTE	TRACE32 interprets code in byte-pointer mode.

#### Format: SYStem.Option.DAPDBGPWRUPREQ [ON | AlwaysON | OFF]

#### Default: ON.

This option controls the DBGPWRUPREQ bit of the CTRL/STAT register of the Debug Access Port (DAP) before and after the debug session. Debug power will always be requested by the debugger on a debug session start because debug power is mandatory for debugger operation.

ON	Debug power is requested by the debugger on a debug session start, and the control bit is set to 1. The debug power is released at the end of the debug session, and the control bit is set to 0.
AlwaysON	Debug power is requested by the debugger on a debug session start, and the control bit is set to 1. The debug power is <b>not</b> released at the end of the debug session, and the control bit is set to 0.
OFF	Only for test purposes: Debug power is <b>not</b> requested and <b>not</b> checked by the debugger. The control bit is set to 0.

#### Use case:

Imagine an AMP session consisting of at least of two TRACE32 PowerView GUIs, where one GUI is the master and all other GUIs are slaves. If the master GUI is closed first, it releases the debug power. As a result, a debug port fail error may be displayed in the remaining slave GUIs because they cannot access the debug interface anymore.

To keep the debug interface active, it is recommended that **SYStem.Option.DAPDBGPWRUPREQ** is set to **AlwaysON**.

### SYStem.Option.DAPSYSPWRUPREQ

Force system power in DAP

Format:

SYStem.Option.DAPSYSPWRUPREQ [AlwaysON | ON | OFF]

Default: ON.

This option controls the SYSPWRUPREQ bit of the CTRL/STAT register of the Debug Access Port (DAP) during and after the debug session

AlwaysON	System power is requested by the debugger on a debug session start, and the control bit is set to 1. The system power is <b>not</b> released at the end of the debug session, and the control bit remains at 1.
ON	System power is requested by the debugger on a debug session start, and the control bit is set to 1. The system power is released at the end of the debug session, and the control bit is set to 0.
OFF	System power is <b>not</b> requested by the debugger on a debug session start, and the control bit is set to 0.

### SYStem.Option.DAPREMAP

# Rearrange DAP memory map

Format:	SYStem.Option.DAPREMAP { <address_range> <address>}</address></address_range>	
---------	---	--

The Debug Access Port (DAP) can be used for memory access during runtime. If the mapping on the DAP is different than the processor view, then this re-mapping command can be used

<b>NOTE:</b> Up to 16 <i><address_range>/<address></address></address_range></i> pairs are possible. Each pair has to contain an address range followed by a single address.	
--	--

## SYStem.Option.DEBUGPORTOptions Options for debug port handling

Format:	SYStem.Option.DEBUGPORTOptions <option></option>
<option>:</option>	SWITCHTOSWD.[TryAll   None   JtagToSwd   LuminaryJtagToSwd   Dor- mantToSwd   JtagToDormantToSwd] SWDTRSTKEEP.[DEFault   LOW   HIGH]

Default: SWITCHTOSWD.TryAll, SWDTRSTKEEP.DEFault.

See Arm CoreSight manuals to understand the used terms and abbreviations and what is going on here.

SWITCHTOSWD tells the debugger what to do in order to switch the debug port to serial wire mode:

TryAll	Try all switching methods in the order they are listed below. This is the default. Normally it does not hurt to try improper switching sequences. Therefore this succeeds in most cases.
None	There is no switching sequence required. The SW-DP is ready after power-up. The debug port of this device can only be used as SW-DP.
JtagToSwd	Switching procedure as it is required on SWJ-DP without a dormant state. The device is in JTAG mode after power-up.
LuminaryJtagToSwd	Switching procedure as it is required on devices from LuminaryMicro. The device is in JTAG mode after power-up.
DormantToSwd	Switching procedure which is required if the device starts up in dormant state. The device has a dormant state but does not support JTAG.
JtagToDormantToSwd	Switching procedure as it is required on SWJ-DP with a dormant state. The device is in JTAG mode after power-up.

**SWDTRSTKEEP** tells the debugger what to do with the nTRST signal on the debug connector during serial wire operation. This signal is not required for the serial wire mode but might have effect on some target boards, so that it needs to have a certain signal level.

DEFault	Use nTRST the same way as in JTAG mode which is typically a low-pulse on debugger start-up followed by keeping it high.
LOW	Keep nTRST low during serial wire operation.
HIGH	Keep nTRST high during serial wire operation

### SYStem.Option.DAPNOIRCHECK

No DAP instruction register check

Format:

SYStem.Option.DAPNOIRCHECK [ON | OFF]

Default: OFF.

Bug fix for derivatives which do not return the correct pattern on a DAP (Arm CoreSight Debug Access Port) instruction register (IR) scan. When activated, the returned pattern will not be checked by the debugger.

Format:

SYStem.Option.DUALPORT [ON | OFF]

All TRACE32 windows that display memory are updated while the processor is executing code (e.g. **Data.dump**, List.auto, PER.view, Var.View). This setting has no effect if SYStem.MemAccess is disabled.

If only selected memory windows should update their content during runtime, leave **SYStem.Option.DUALPORT OFF** and use the access class prefix **E** or the format option **%E** for the specific windows.

### SYStem.Option.EnReset Allow the debugger to drive nRESET (nSRST)

[SYStem.state window> EnReset]

Format:

SYStem.Option.EnReset [ON | OFF]

Default: ON.

If this option is disabled the debugger will never drive the nRESET (nSRST) line on the JTAG connector. This is necessary if nRESET (nSRST) is no open collector or tristate signal.

From the view of the core, it is not necessary that nRESET (nSRST) becomes active at the start of a debug session (SYStem.Up), but there may be other logic on the target which requires a reset.

### SYStem.LOCK

Tristate the JTAG port

Format:

SYStem.LOCK [ON | OFF]

Default: OFF.

If the system is locked, no access to the JTAG port will be performed by the debugger. While locked, the JTAG connector of the debugger is tristated. The intention of the **SYStem.LOCK** command is, for example, to give JTAG access to another tool. The process can also be automated, see **SYStem.CONFIG TriState**.

It must be ensured that the state of the core JTAG state machine remains unchanged while the system is locked. To ensure correct hand-over, the options **SYStem.CONFIG TAPState** and **SYStem.CONFIG TCKLevel** must be set properly. They define the TAP state and TCK level which is selected when the debugger switches to tristate mode. Please note: nTRST must have a pull-up resistor on the target, EDBGRQ must have a pull-down resistor.

Format:

SYStem.Option.EnTRST [ON | OFF]

Default: ON.

To set the debug interface in a defined state the TAP is reset by driving the TRST pin low and additionally holding TMS low for five 5 TCKs. By setting the EnTRST option to OFF only the TMS method is used. The reason for introducing this command was that in some target systems several chips were connected to the TRST line, which must not be reset together with the debug TAP.

## SYStem.Option.INTDIS

**Disable all interrupts** 

Format: SYStem.Option.INTDIS [ON | OFF]

Default: OFF.

If this option is ON, all interrupts on the core are disabled.

## SYStem.Option.MUHP

High-priority memory access

Format:

SYStem.Option.MUHP [ON | OFF]

Default: OFF.

Format:	SYStem.Option.OVERLAY [ON   OFF   WithOVS]
Default: OFF.	
ON	Activates the overlay extension and extends the address scheme of the debugger with a 16 bit virtual overlay ID. Addresses therefore have the format <i><overlay_id>:<address></address></overlay_id></i> . This enables the debugger to handle overlaid program memory.
OFF	Disables support for code overlays.
WithOVS	Like option <b>ON</b> , but also enables support for software breakpoints. This means that TRACE32 writes software breakpoint opcodes to both, the <i>execution area</i> (for active overlays) and the <i>storage area</i> . This way, it is possible to set breakpoints into inactive overlays. Upon activation of the overlay, the target's runtime mechanisms copies the breakpoint opcodes to the execution area. For using this option, the storage area must be readable and writable for the debugger.

#### Example:

SYStem.Option.OVERLAY ON List.auto 0x2:0x11c4

; List.auto <overlay\_id>:<address>

### SYStem.Option.PWRDWN

### Allow power-down mode

Format:

SYStem.Option.PWRDWN [ON | OFF]

#### Default: OFF.

If this option is OFF, the debugger forces the chip to keep clock and keep power on OMAPxxxx devices.

#### Format: SYStem.Option.TargetServer [ON | OFF]

Default: OFF.

This option forces the debugger to use the Target Server from Texas Instruments for all activities. It avoids accelerated procedures and activates a more powerful error handling. This option should be used if the debugger shows any unstable behavior.

### SYStem.Option.TURBO

Use DMA for write accesses

Format:

SYStem.Option.TURBO [ON | OFF]

Default: OFF.

If TURBO is enabled the debugger uses a DMA channel of the DSP to write data to the DSP memory area. This option doubles the download rate. In case the user application uses the same DMA resource, the transfer will not work. Therefore we recommend to use that option for downloading data after reset at the beginning of a debug session, only.

### SYStem.RESetOut

Reset the DSP

Format: SYStem.RESetOut

This command resets the DSP.

Format: SYStem.Option.CToolsDecoder [ON | OFF]

Default: OFF.

When this option is enabled, the TI's cTools trace decoder software is used instead of LAUTERBACH's trace decoder software. We recommend not to activate this option since the LAUTERBACH trace decoder software is optimized for TRACE32 software architecture. However, TI' CToolsDecoder might be helpful for error diagnostics.

### SYStem.Option.CtoolsNoSync

CToolsNoSync

Format:	SYStem.Option.CtoolsNoSvnc [ON   OFF]
	· · · · · · · · · · · · · · · · · · ·

Default: OFF.

Some first generation chips with C55x cTools trace functionality do not generate synchronization sequences. In that very untypical case, this option has to be set to ON. Normally, this option is not required!

The benchmark counters can be read at run-time.

For information about *architecture-independent* BMC commands, refer to "BMC" (general\_ref\_b.pdf).

For information about *architecture-specific* **BMC** command(s), see command description(s) below.

### BMC.<counter>.ATOB

### Advise counter to count within AB-range

Format:

BMC.<counter>.ATOB [ON | OFF]

Advise the counter to count the specified event only in AB-range. Alpha and Beta markers are used to specify the AB-range.

Example to measure the time used by the function sieve:

BMC. <counter> ClockCylces</counter>	; <counter> counts clock cycles</counter>
BMC.CLOCK 450.Mhz	; core is running at 450.MHz
Break.Set sieve /Alpha	; set a marker Alpha to the entry ; of the function sieve
Break.Set V.END(sieve)-1 /Beta	; set a marker Beta to the exit ; of the function sieve
BMC. <counter>.ATOB ON</counter>	; advise <counter> to count only ; in AB-range</counter>

Format: BMC.<counter>.EVENT <event>

#### Assign event to counter.

BMC. <counter>.EVENT ClockCycles</counter>	; <counter> counts clock cycles</counter>
BMC. <counter> ClockCycles</counter>	; equivalent

#### The following *<events>* are available:

OFF	Disabled
ICMISS	Instruction cache misses: Counts instructions cache misses, in relation to total instruction access.
INST	Instructions
PINST	Parallel instructions
INT	Interrupts
PNULL	Pipe protection NULL
FNULL	Instruction fetch NULL
DNULL	Data fetch NULL
DCMISS	Data cache misses: Counts data cache misses, in relation to total data access.
DCACOLL	Data cache arbitration collisions
IDLE	Idle clock cycles
D	Delta breakpoints
E	Echo breakpoints
CLOCKCYCLES	Clock cycles
ТІМЕ	TIME is measured by counting CLOCK. The translation to TIME is done by using the CPU frequency. For this reason, the CPU frequency has to be entered with the command <b>BMC.CLOCK</b> .

### TrOnchip.state

Display on-chip trigger window

Format:

TrOnchip.state

Opens the TrOnchip.state window.

### TrOnchip.CONVert

### Adjust range breakpoint in on-chip resource

```
Format: TrOnchip.CONVert [ON | OFF] (deprecated)
Use Break.CONFIG.InexactAddress instead
```

The on-chip breakpoints can only cover specific ranges. If a range cannot be programmed into the breakpoint, it will automatically be converted into a single address breakpoint when this option is active. This is the default. Otherwise an error message is generated.

```
TrOnchip.CONVert ON
Break.Set 0x1000--0x17ff /Write ; sets breakpoint at range
Break.Set 0x1001--0x17ff /Write ; 1000--17ff sets single breakpoint
... ; at address 1001
TrOnchip.CONVert OFF ; sets breakpoint at range
Break.Set 0x1000--0x17ff /Write ; 1000--17ff
Break.Set 0x1001--0x17ff /Write ; gives an error message
```

The TrOnchip command provides low-level access to the on-chip debug register.

# TrOnchip.ATOB Activate on-chip breakpoints in AB-range

Format:

TrOnchip.ATOB [ON | OFF]

Activate the on-chip breakpoints between the program breakpoints Alpha and Beta only.

### TrOnchip.BMCTR

### Configure the benchmark counter

Format:	TrOnchip.BMCTR0   BMCTR1 <bmctr></bmctr>
 bmctr>:	OFF CMISS INST PINST INT PipeNULL FetchNULL DataNULL IDLE Delta Echo CLOCK TIME Init ATOB

Benchmark Counter - short BMCTR - collect Information about the throughput of the target processor. They count for certain events, like interrupts, cache misses or cpu cycles. This information may be helpful in finding bottlenecks and tuning the application.

OFF	Switch off the benchmark counter.	
CMISS	Cache MISS counts instruction cache misses.	
INST	Count executed INSTructions.	
PINST	PINST counts executed Parallel INSTructions and is incremented by 1 for each parallel instruction.	
INT	Count INTerrupts which occurred.	
PipeNULL	Count cycles which have to be inserted, because of a pipeline conflict, e.g. a resource conflict between instructions.	
FetchNULL	Count cycles which have to be inserted, because of an instruction not being available in the instruction pipeline, e.g. if the pipeline is flushed after a conditional branch or a cache miss on the instruction cache.	
DataNULL	Count cycles which have to be inserted, because of data not being available (Data NULL), e.g. when reading data from a slow off-chip memory.	
IDLE	If the cpu is in IDLE state, this option will count the clock cycles as long as the cpu stays in an IDLE state.	
Delta	Count hits of Delta-Marker, if specified.	
Echo	Count hits of Echo-Marker, if specified.	
CLOCK	Incremented for each cpu clock.	
ТІМЕ	TIME is measured by counting CLOCK. The translation to TIME is done by using the cpu frequency. For this reason, the cpu frequency has to be entered with the command <b>TrOnchip.CLOCK</b> .	
Init	Reset the benchmark counter to zero.	
АТОВ	Activate the benchmark counter to count between the program marker Alpha and Beta only.	

**NOTE:** CMISS, INST, PINS, and INT count the number of occurrences of the corresponding event. PNULL, FNULL, and DNULL add the benchmark counter by one for every NULL cycle, which was inserted.

There are two separate benchmark counters available. If only the first one is selected, it is laid out as a 40-bit counter. If both counters are active, both of the are 16 bit counters only. Most measurements are only useful in relation to others, e.g. number of events in a given time frame. In this scenario one counter may measure the elapsed time and the second counts for the interrupts which occurred durin that time frame. In this case, both counters are used as 16 bit counters. Therefore they may overrun, shortly. For this reason, the benchmark counter can only be applied to short program sections or single functions
---

To count parallel instructions, in relation to the total instructions, use the following commands:

TrOnchip.RESet	; Reset the TrOnchip settings
TrOnchip.view	; Display the TrOnchip window
TrOnchip.BMCTR0 INST	; Set the first (BMCTR0) benchmark counter ; to count INSTructions
TrOnchip.BMCTR1 PINT	; Set the second (BMCTR1) benchmark counter ; to count parallel instructions

BMCTR0 is incremented by 1 for every instruction. If a parallel instruction gets to be executed, both BMCTR0/INST and BMCTR1/PINST are incremented by 1.

In order to count the number of calls of a user-defined function func13, specify as follows:

TrOnchip.RESet	; Reset the TrOnchip settings
TrOnchip.view	; Display the TrOnchip window
Break.Set func13 /Program /Delta /Onchip	; Set the program marker Delta ; to the entry of func13
TrOnchip.BMCTR0 Delta	; Set the first (BMCTR0) ; benchmark counter to count ; hits on the program marker ; Delta

The following sequence will count on write access, with value of 1, to a variable:

```
; Reset the TrOnchip settings
TrOnchip.RESet
; Set the data write marker on a write 0x01 to the variable flags[3]
Var.Break.Set flags[3] /Write /Echo /Onchip /DATA.Word 0x01
; Set the first (BMCTR0) benchmark counter to count hits on the
; marker Echo
TrOnchip.BMCTR1 Echo
```

In order to measure the time, for one pass through the function sieve:

TrOnchip.RESet	; Reset the TrOnchip settings
TrOnchip.view	; Display the TrOnchip window
TrOnchip.BMCTR0 TIME	; Set the first (BMCTR0) benchmark counter ; to measure the time
TrOnchip.CLOCK 12.MHz	; Set the frequency of the CPU
Go sieve	; Go to the function sieve
TrOnchip.BMCTR0 Init	; Initialize the benchmark counter
Go.Return	; Go to the last instruction of the function ; sieve

Activate the benchmark counter to count parallel instructions in between the program marker Alpha and Beta only:

TrOnchip.RESet	; Reset the TrOnchip settings
TrOnchip.view	; Display the TrOnchip window
Break.Set sieve /Alpha	; Set the program marker Alpha to the begin ; of function sieve
Break.Set V.END(sieve)-1 /Beta	; Set the program marker Beta to the end of ; function sieve
TrOnchip.BMCTR0 ATOB ON	; Instruct the benchmark counter to count ; between the program marker Alpha and Beta ; only
TrOnchip.BMCTR0 PINST	; Instruct the benchmark counter to count ; for parallel instruction between Alpha and ; Beta only

#### Format: TrOnchip.CLOCK <value>

In order to measure the time, as one option of the benchmark counter, clock has to be set to the frequency of the target cpu.

TrOnchip.CLOCK 30.MHz

; Set the frequency of the cpu

### TrOnchip.CoefficientAccess

### AET trigger optimization

Format: TrOnchip.CoefficientAccess [ON | OFF]

Default: OFF.

Supports AET trigger optimization.

### TrOnchip.DualAccess

AET trigger optimization

Format: TrOnchip.DualAccess [ON | OFF]

Default: ON.

Supports AET trigger optimization.

### TrOnchip.PROfile

Display the benchmark data

Format

TrOnchip.PROfile [<value>]

Displays the collected data of the first benchmark counter BMCTR0 in a graphical representation. In order to specify a vertical scaling, use the optional *<value>* parameter.

Format: TrOnchip.RESet

Sets the TrOnchip settings and trigger module to the default settings.

# Tracing

Depending on the chip the C5000 trace can either be directly output on dedicated trace pins or sent into a Coresight trace bus using an **ADTF** component. Another option is to store the trace onchip in trace buffers (e.g. ETB). For further information about Coresight component configuration please refer to "**Setup of the Debugger for a CoreSight System**" (app\_arm\_coresight.pdf).

For information about trace hardware setup refer to the "AutoFocus User's Guide" (autofocus\_user.pdf).

### **Controlling the Trace Capture**

On the C5x cores the trace capture setup is controlled by the **AET** command group.

### **Trace Breakpoints**

The following breakpoint examples use AET resources:

; Broadcast only the execution of the specified instructions

Break.Set <address> | <range> /Program /TraceEnable

; Broadcast only the instructions that perform the specified data access

Break.Set <address> | <range> /ReadWrite | /Read | /Write /TraceData

Broadcast only the execution of the instruction at address 0x4dd84.

```
Break.Set0x1234ABCD/Program/TraceEnable

...

Trace.List ; display the result

...

Break.Delete ; delete breakpoint
```

## Mechanical Description of the 20-pin Debug Cable

This connector is defined by ARM. Our debuggers "JTAG Debugger for ARM7" (LA-7746) and "JTAG Debugger for ARM9" (LA-7742) and "JTAG Debugger for TMS320" are supplied with this connector:

Signal	Pin	Pin	Signal
VREF-DEBUG	1	2	VSUPPLY
TRST-	3	4	GND
TDI	5	6	GND
TMSITMSCISWDIO	7	8	GND
TCKITCKCISWCLK	9	10	GND
RTCK	11	12	GND
TDOI-ISWO	13	14	GND
RESET-	15	16	GND
DBGRQ	17	18	GND
DBGACK	19	20	GND

This is a standard 20 pin double row connector (pin-to-pin spacing: 0.100 in.).

We strongly recommend to use a connector on your target with housing and having a center polarization (e.g. AMP: 2-827745-0). A connection the other way around indeed causes damage to the output driver of the debugger.

(not used)

### **Electrical Description of the 20-pin Debug Cable**

- The input and output signals are connected to a supply translating transceiver (74ALVC164245). Therefore the ICD/AICD can work in an voltage range of (1.5 V) 1.8 ... 3..3 V (3.6 V). Please note that a 5 V supply environment is not supported! This would cause damage on the ICD/AICD. Please contact us for alternate solutions if you need to work with 5 V.
- VTREF is used as a sense line for the target voltage. It is also used as supply voltage for the supply translating transceiver of the ICD/AICD interface to make an adaptation to the target voltage (1.5 V) 1.8 ... 3.3 V (3.6 V).
- nTRST, TDI, TMS, TCK are driven by the supply translating transceiver. In normal operation
  mode this driver is enabled, but it can be disabled to give another tool access to the JTAG port. In
  environments where multiple tools can access the JTAG port, it is absolutely required that there
  is a pull down resistor at TCK. This is to ensure that TCK is low during a hand-over between
  different tools.
- RTCK is the return test clock signal from the target JTAG port. This signal can be used to synchronize JTAG clock with the processor clock (see **SYStem.JtagClock**).
- TDO is an ICD/AICD input. It is connected to the supply translating transceiver.
- nSRST (=nRESET) is used by the debugger to reset the target CPU or to detect a reset on the target. It is driven by an open collector buffer. A 47 kΩ pull-up resistor is included in the ICD/AICD connector. The debugger will only assert a pulse on nSRST when the SYStem.UP, the SYStem.Mode Go or the SYStem.RESetOUT command is executed. If it is ensured that the DSP is able to enter debug mode every time (no hang-up condition), the nSRST line is optional.
- EDBGRQ is driven by the supply translating transceiver. This line is optional. It allows to halt the program execution by an external trigger signal.
- DBGACK is an ICD/AICD input. It is connected to the supply translating transceiver. A 47 kΩ pulldown resistor is included in the ICD/AICD connector. This line is optional. It allows exact runtime measurement and exact triggering of other devices on a program execution halt.
- N/C (= Vsupply) is not connected in the ICD/AICD. This pin is used by debuggers of other manufacturers for supply voltage input. The ICD/AICD is self-powered.

There is an additional plug in the connector on the debug cable to the debug interface. This signal is tristated if the JTAG connector is tristated by the debugger and it is pulled low otherwise. This signal is normally not required, but can be used to detect the tristate state if more than one debug tools are connected to the same JTAG port.

This connector was defined by ARM. We used that debug cable in former times. An adapter to the 20-pin connector (see above) and vice versa is available (LA-7747: JTAG ARM Converter 14-20).

vccs	1••	GND
nTRST	••	GND
TDI	••	GND
TMS	••	GND
тск	••	GND
TDO	••	nRESEI
vccs	••	GND

This is a standard 14 pin double row (two rows of seven pins) connector (pin-to-pin spacing: 0.100 in.).

## **Electrical Description of the 14-pin Debug Cable**

- TCK, TMS, TDI and nTRST are driven by a VHC125 driver which is supplied with VCCS. Therefore the ICD/AICD can work in an voltage range of (2.25 V) 2.5...5.0 V (5.5 V). In normal operation mode this driver is enabled, but it can be disabled to give another tool access to the JTAG port. The TMS, TDI and nTRST lines have a 47k pull-up resistor in the ICD connector. In environments where multiple tools can access the JTAG port, it is absolutely required that there is a pull down resistor at TCK. This is to ensure that TCK is low during a hand-over between different tools.
- TDO is ICD input only and needs standard TTL level.
- VCCS is used as a sense line for the target voltage. It is also used as supply voltage for the output driver of the ICD interface to make an adaptation to the target voltage (I(VCCS) appr. 3 mA).
- nRESET (= nSRST) is used by the debugger to reset the target CPU or to detect a reset on the target. It is driven by an open collector buffer. A 22k pull-up resistor is included in the ICD connector. The debugger will only assert a pulse on nRESET when the SYStem.Up command is executed. If it is ensured that the DSP is able to enter debug mode every time (no hang-up condition), the nRESET line is optional.

This connector is defined by Texas Instruments. It is typically used on TMS320 designs. Our debuggers are not supplied with this connector, but an adapter is available (LA-7748: JTAG ARM Converter ARM-TI).

TMS	1••	nTRST
TDI	••	GND
VTREF	• •	GND
TDO	••	GND
RTCK	••	GND
тск	• •	GND
EMU0	• •	EMU1

This is a standard 14 pin double row (two rows of seven pins) connector (pin-to-pin spacing: 0.100 in.).

# FAQ

Please refer to https://support.lauterbach.com/kb.
Adapter	OrderNo	Voltage Range
JTAG Debugger for C5500 (ICD)	LA-7830	1.8 3.6 V