Debugging Embedded Cores in Xilinx FPGAs [PPC4xx]

Trace32 Online Help
Trace32 Directory
Trace32 Index
Trace32 Documents
ICD In-Circuit Debugger
Processor Architecture Manuals
PPC400/PPC440
Application Note for PPC400/PPC440

Debugging Embedded Cores in Xilinx FPGAs [PPC4xx] ........................................ 1

Introduction ........................................................................................................... 2

Trace32 Software Requirements
Related Documents

Supported Trace32 JTAG Cables ........................................................................... 4

Physical Connection of the Trace32 Debugger .................................................... 5

JTAG Connection via 16-pin PPC Connector
JTAG Connection via Configuration JTAG (Xilinx 14 pin connector)
Connecting JTAG and Trace Preprocessor
Trace Connections via Expansion Headers
Supported JTAG Topologies

Setting the SYStem.CPU option ........................................................................... 8

Multicore Settings for Xilinx FPGAs .................................................................. 9

1st Topology: Separate JTAG Interfaces for FPGA and each PPC Core
2nd Topology: Separate FPGA JTAG/joint PPC JTAG for all PPC Cores
3rd Topology: Joint JTAG Interface for the FPGA and all PPC400/PPC440 Cores

Design Considerations for Debugging and Tracing ........................................... 16

Debugging Embedded PPC405 Cores
Tracing Embedded PPC405 Cores
Debugging Embedded PPC440 Cores
Tracing Embedded PPC440 Cores using Trace32

Frequently Asked Questions ............................................................................. 18

Virtex2Pro, Virtex4FX, Virtex5FXT: Trace32 does not display ISOCM memories
Flow errors tracing PPC cores on Xilinx ML310 eval board
Electrical Interface
Introduction

This document deals with the older series of Virtex devices (Virtex2Pro, Virtex4FX, Virtex5FXT) that contain one or more PPC400/PPC440 cores.

The document covers:

- How to debug and trace these cores
- Software, hardware and physical connection requirements
- Setup for debug and trace of multi-core systems
- Frequently asked questions

For information about how to debug and trace the MPSoC found in newer Xilinx Zynq and Zynq UltraScale+ devices, see “Debugging Embedded Cores in Xilinx FPGAs [Zynq]” (app_xilinx_zynq.pdf).

TRACE32 Software Requirements

When using the FPGA’s configuration JTAG pins also for PPC debugging, the following versions of the TRACE32 software are required:

<table>
<thead>
<tr>
<th>PPC405</th>
<th>If this application note advises to use SYStem.CPU VirtexPPC, a TRACE32 version from May 2006 or later is required. If your software does not offer this setting, you need to get an update.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Any attempt to use SYStem.CPU PPC405F or SYStem.CPU PPC405D instead of SYStem.CPU VirtexPPC will fail.</td>
</tr>
</tbody>
</table>

| PPC440       | To debug a PPC440 core in a Virtex5FXT (using SYStem.CPU Virtex5PPC, SYStem.CPU Virtex5PPC1st, or SYStem.CPU Virtex5PPC2nd), a software version later than March 2008 is required. |
Related Documents

For information on how to use Lauterbach PowerDebug hardware tools with Xilinx ISE, see “Integration for Xilinx ISE” (int_ise.pdf).
Supported TRACE32 JTAG Cables

When connecting to Xilinx targets, be sure to use a recent version of the debug cable (see picture below). With the old version of the debug cable target connection will fail or be unreliable.

Debug Cable

New Version

Old Version
Not to use with Xilinx FPGAs
Physical Connection of the TRACE32 Debugger

For **CONNECTING** the TRACE32-ICD to the target, there are two main options that are reflected in the FPGA design:

1. Connecting the PPC core’s JTAG signals to **FPGA’s user I/O pins**. Many boards provide a 16 pin connector (“CPU DEBUG”) for this purpose.
2. Using the **target board’s 14-pin JTAG connector** (“Configuration JTAG”) and include the Xilinx JTAGPPC controller (an IP block used by Base System Builder) in the design.

Using user I/O is preferable, if the boot code of the PPC shall be debugged because it provides the additional HALT signal which allows the debugger to stop the PPC after a reset at the reset vector without executing any code. This signal is not available on the 14 pin connector and should be pulled high. In this case, after a reset the PPC core will execute some code before being stopped by the debugger.

The advantage of using the 14 pin connector is that it serves to reconfigure the FPGA (via the command `JTAG.LOADBIT`) and for debugging.

For hints on correctly implementing the aforementioned connections in an FPGA design, see section “Design Considerations for Debugging and Tracing Embedded Cores”.

**JTAG Connection via 16-pin PPC Connector**

When JTAG is connected via FPGA user I/O pins to a standard PPC 16-pin PPC JTAG connector, no adaptation is required.

**JTAG Connection via Configuration JTAG (Xilinx 14 pin connector)**

For connecting TRACE32 via the Xilinx 14 pin JTAG connector (“Configuration JTAG”), use the adaptor LA-3731:

LA-3731 (JTAG-PPC-CON-XILINX)
On many target boards, the JTAG lines are routed both to the JTAG debug connector and to the mictor connector. The latter is primarily intended for trace but also has JTAG signals. Due to reflections on the JTAG signal lines, this can cause problems with debugging. To avoid this, it is recommended to use the adaptor LA-7986 (JTAG-PPC-CON-XILINX) for connecting the TRACE32 trace preprocessor and the TRACE32 debug cable.

### Trace Connections via Expansion Headers

For tracing PPC cores on targets that do not provide a mictor connector but a 32 x 3 pin expansion header (like the Xilinx ML403 Eval Board), use the adaptor LA-3804.

### Supported JTAG Topologies

In systems with multiple PPC cores in an FPGA, a number of different JTAG topologies is possible. TRACE32 can handle the following JTAG **topologies**:

1. Dedicated JTAG interface for FPGA configuration and **multiple additional JTAG interfaces for each PPC core**
2. Dedicated JTAG interface for FPGA configuration, **single additional JTAG interface for all of the PPC cores (chained)**.
3. Single, **joint JTAG interface for FPGA configuration and all PPC cores** (using the Xilinx JTAGPPC controller)

Options 1, 2 employ user I/O pins for accessing the PPC cores. With option 3, all cores are chained and accessed via the FPGA’s JTAG pins. Use the Xilinx JTAGPPC controller in your design for this topology.
For more details please refer to the "PowerPC 405 Processor Block Reference Guide" (ppc405block_ref_guide.pdf) or “Embedded Processor Block in Virtex-5 FPGAs” (ug200.pdf) document from Xilinx.
## Setting the SYStem.CPU option

There are two different situations with respect to CPU selection:

- The PPC cores are accessed where the **JTAG signals are implemented via user I/O pins**, like standalone PPC cores (single or two chained cores are possible). *(TOPOLOGIES 1 and 2).* For this case you have to select the PPC405 core as follows:

<table>
<thead>
<tr>
<th>FPGA Family</th>
<th>SYStem.CPU setting (only for TOPOLOGIES 1 &amp; 2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtex2Pro</td>
<td><strong>SYStem.CPU</strong> PPC405D</td>
</tr>
<tr>
<td>Virtex4FX</td>
<td><strong>SYStem.CPU</strong> PPC405F</td>
</tr>
<tr>
<td>Virtex5FX</td>
<td><strong>SYStem.CPU</strong> PPC440G</td>
</tr>
</tbody>
</table>

- PPC cores are controlled via the *Xilinx JTAGPPC controller IP*. This implies that their IR and DR registers are internally combined with the FPGA’s IR and DR registers in a particular way *(TOPOLOGY 3)*. This case requires to select the correct **chip** as listed in the table below *(The distinction between FPGAs with a single or dual PPC cores is essential)*:

<table>
<thead>
<tr>
<th>FPGA Family</th>
<th>SYStem.CPU setting (only for TOPOLOGY 3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtex2Pro/Virtex4FX with <strong>single</strong> PPC405</td>
<td><strong>SYStem.CPU</strong> VIRTEXPPC</td>
</tr>
<tr>
<td>Virtex2Pro/Virtex4FX with <strong>dual</strong> PPC405</td>
<td>- <strong>SYStem.CPU</strong> VIRTEXPPC1ST</td>
</tr>
<tr>
<td></td>
<td>- <strong>SYStem.CPU</strong> VIRTEXPPC2ND</td>
</tr>
<tr>
<td>Virtex5FX with <strong>single</strong> PPC440</td>
<td><strong>SYStem.CPU</strong> VIRTEX5PPC</td>
</tr>
<tr>
<td>Virtex5FX with <strong>dual</strong> PPC440</td>
<td>- <strong>SYStem.CPU</strong> VIRTEX5PPC1ST</td>
</tr>
<tr>
<td></td>
<td>- <strong>SYStem.CPU</strong> VIRTEX5PPC2ND</td>
</tr>
</tbody>
</table>

The CPU settings "VirtexPPC", "VirtexPPC1st", "VirtexPPC2nd" are available in SW from May 2006 or later. **If your SW does not offer this setting, you need to get an update.** Any attempt to use PPC405F or PPC405D (for the case of TOPOLOGY 3) instead will fail and is a waste of time.
Multicore Settings for Xilinx FPGAs

In addition to making the correct SYStem.CPU selection, it is required to make multicore settings so that the debugger accesses the correct device in the JTAG chain.

The settings are made in the SYStem.CONFIG window:

![SYStem.CONFIG window](image)

The actual calculation of the multicore settings is described in the following sections. It requires the knowledge of the size of the JTAG instruction register (IR) of the FPGA. The following table lists information useful for this purpose for all Xilinx FPGAs with embedded PPC400/PPC440 cores.

Xilinx Virtex2Pro devices:

<table>
<thead>
<tr>
<th>FPGA</th>
<th>Number of PPC405 cores</th>
<th>Number of Instruction Register Bits PPC405</th>
<th>Number of Instruction Register Bits (IR-length)</th>
<th>SYStem.CPU (when implemented with JTAGPPC primitive)</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC2VP2</td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>XC2VP4</td>
<td>1</td>
<td>4</td>
<td>10</td>
<td>VIRTEXPPC</td>
</tr>
<tr>
<td>XC2VP7</td>
<td>1</td>
<td>4</td>
<td>10</td>
<td>VIRTEXPPC</td>
</tr>
<tr>
<td>XC2VP20</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
<tr>
<td>XC2VPX20</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
<tr>
<td>XC2VP30</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
<tr>
<td>XC2VP40</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
<tr>
<td>XC2VP50</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
<tr>
<td>XC2VP70</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
<tr>
<td>XC2VPX70</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
<tr>
<td>XC2VP100</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
</tbody>
</table>
### Xilinx Virtex4FX devices

<table>
<thead>
<tr>
<th>FPGA</th>
<th>Number of PPC405 cores</th>
<th>Number of Instruction Register Bits PPC405</th>
<th>Number of Instruction Register Bits (IR-length)</th>
<th>SYStem.CPU (when implemented with JTAGPPC primitive)</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC4VFX12</td>
<td>1</td>
<td>4</td>
<td>10</td>
<td>VIRTEXPPC</td>
</tr>
<tr>
<td>XC4VFX20</td>
<td>1</td>
<td>4</td>
<td>10</td>
<td>VIRTEXPPC</td>
</tr>
<tr>
<td>XC4VFX40</td>
<td>1</td>
<td>4</td>
<td>10</td>
<td>VIRTEXPPC</td>
</tr>
<tr>
<td>XC4VFX60</td>
<td>1</td>
<td>4</td>
<td>10</td>
<td>VIRTEXPPC</td>
</tr>
<tr>
<td>XC4VFX100</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
<tr>
<td>XC4VFX140</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEXPPC1ST or VIRTEXPPC2ND</td>
</tr>
</tbody>
</table>

### Xilinx Virtex5FXT devices

<table>
<thead>
<tr>
<th>FPGA</th>
<th>Number of PPC440 cores</th>
<th>Number of Instruction Register Bits PPC440</th>
<th>Number of Instruction Register Bit FPGA</th>
<th>SYStem.CPU (when implemented with JTAGPPC primitive)</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC5VFX30T</td>
<td>1</td>
<td>4</td>
<td>10</td>
<td>VIRTEX5PPC</td>
</tr>
<tr>
<td>XC5VFX70T</td>
<td>1</td>
<td>4</td>
<td>10</td>
<td>VIRTEX5PPC</td>
</tr>
<tr>
<td>XC5VFX100T</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEX5PPC1ST or VIRTEX5PPC2ND</td>
</tr>
<tr>
<td>XC5VFX130T</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEX5PPC1ST or VIRTEX5PPC2ND</td>
</tr>
<tr>
<td>XC5VFX200T</td>
<td>2</td>
<td>4+4</td>
<td>14</td>
<td>VIRTEX5PPC1ST or VIRTEX5PPC2ND</td>
</tr>
</tbody>
</table>
The PPC405 JTAG core signals have to be routed to arbitrary USER-GPIO pins of the FPGA.

As each core has a separate JTAG chain, the multicore settings can remain at the default settings (IRPRE=IRPOST=DRPRE=DRPOST=0). NO multicore settings are necessary. Just select the correct CPU (Core) build in the FPGA (page 17 in ppc405block_ref_guide.pdf):

```plaintext
SYstem.CPU PPC405D ; for the 405D5 (Virtex-II Pro) use a low JTAG
SYstem.BdmClock 1.MHz ; frequency to start debugging

SYstem.CPU PPC405F ; for the 405F6 (Virtex-4) use a low JTAG
SYstem.BdmClock 1.MHz ; frequency to start debugging
```
This 2nd topology includes a separate JTAG interface for the FPGA and a joint JTAG interface for all PPC Cores.

This script assumes that each core is debugged by a separate TRACE32 debugger. Here the JTAG interface has to be tristated, when the debugger does not communicate via JTAG with its related core.

```
; Configuration example for PPC405 core 1
SYstem.CPU PPC405D ; for the 405D5 (Virtex-II Pro)
SYstem.CONFIG IRPOST 0. ; BYPASS sequences are generated for the other
SYstem.CONFIG IRPRE 4. ; PPC core
SYstem.CONFIG DRPOST 0.
SYstem.CONFIG DRPRE 1.
SYstem.CONFIG TriState ON ; TriState JTAG interface if no access to the
; PPC405 core 1 is required
SYstem.CONFIG TAPState 12. ; TAP controller is in state 12. when JTAG
; interface is tristated
SYstem.CONFIG TCKLevel 0.
```

Virtex-II Pro / Virtex-4

PPC405 core 1

TPD → TDI → TMS → TCK → TDO

PPC405 core 2

TPD → TDI → TMS → TCK → TDO

Configuration JTAG

Number of instruction register bits

4

The number of data register bits is always 1 in BYPASS mode
An example script for the Xilinx Virtex-II Pro EVB "FF1152" is available under
~~/demo/powerpc/hardware/ppc4xx/405d_ff1152/start_xilinxppc405.cmm.
3rd Topology: Joint JTAG Interface for the FPGA and all PPC400/PPC440 Cores

NOTE: This topology requires the use of the CPU setting “VirtexPPC” which is available in the SW from May 2006 or later. If your SW does not offer this setting, you need to get an update. Any attempt to use PPC405F or PPC405D instead will fail and is a waste of time.

For generating this topology you have to use the Xilinx JTAGPPC controller in your FPGA design.

The following picture shows a Xilinx XC2VP7, containing a single PPC405 core.

![Diagram of 3rd Topology: Joint JTAG Interface for the FPGA and all PPC400/PPC440 Cores](image)

For this topology you have to use the Xilinx JTAGPPC controller in your FPGA design.

In this case take care of the special JTAG characteristic of the JTAGPPC controller. The PPC400/PPC440 core and the FPGA will not be handled as independent JTAG devices: even though they have separate (concatenated) IR registers, they share a single DR register.

; Configuration

SYStem.CPU VIRTEXPPC ; for a Virtex2Pro/Virtex4FX with a single PPC405 core
SYStem.CONFIG IRPOST 0. ; BYPASS sequences are generated for the FPGA
SYStem.CONFIG IRPRE 0.
SYStem.CONFIG DRPOST 0.
SYStem.CONFIG DRPRE 0.
SYStem.CONFIG TriState OFF ; no tristating of JTAG interface required
The following example shows the multi-core settings for the ML403 Virtex-4 EVB, assuming an FPGA design with the JTAGPPC controller. The debugger has to be connected to the target board's 14-pin JTAG connector (using a custom adaptor):

For testing the setup just power up the ML403: Provided you have the original CF card inserted, the board will boot a small FPGA design that controls the LCD screen and push buttons: please check that you can switch between different menu entries before proceeding. Do not start any menu entry at this point (which would be done by the middle button). Instead attach to the PPC400/PPC440 core used by this menu control program and try to debug it: when you stop the core the board will not react to push buttons any more. When you resume the program it will continue and you can select one of the sample designs.

Number of IR(instruction reg.) and BYPASS-DR(data reg.) bits

For testing the setup just power up the ML403: Provided you have the original CF card inserted, the board will boot a small FPGA design that controls the LCD screen and push buttons: please check that you can switch between different menu entries before proceeding. Do not start any menu entry at this point (which would be done by the middle button). Instead attach to the PPC400/PPC440 core used by this menu control program and try to debug it: when you stop the core the board will not react to push buttons any more. When you resume the program it will continue and you can select one of the sample designs.

©1989-2018 Lauterbach GmbH

Debugging Embedded Cores in Xilinx FPGAs [PPC4xx] 15
This section lists some considerations for creating FPGA designs to debug and trace embedded PPC405 and PPC440 cores.

**Debugging Embedded PPC405 Cores**

An FPGA design for debugging an embedded PPC405 core needs to consider that these have a high-active HALT signal rather than a HALT- signal.

When using a Xilinx “wizard” (like the base system builder) this is taken into account automatically by inserting an inverter. If you manually create JTAG connections for your design, consider the actual polarity of the signal. If HALT/HALT- are pulled to the wrong level, the PPC cores will remain halted i.e. execute no code.

The TRST- should also be connected to the debugger because some chips need to have it activated once at the beginning of the debug session for resetting the JTAG controller. By using the Xilinx JTAGPPC controller in your design, correct reset of the JTAG controller is ensured. In this case the TRST- signal does not need to be connected to the debugger and should be pulled high (internally in the design).

**Tracing Embedded PPC405 Cores**

Tracing embedded PPC405 cores in Xilinx Virtex devices requires a small adaptation to the design. The reason is that most PPC405 cores use the rising edge of the trace clock to output data whereas the PPC405 in Xilinx Virtex devices uses the falling edge. This can be compensated by inverting the trace clock inside the design. This is done by changing the `system.mhs` file by adding an inverter and connecting its output to the pin used for the trace clock:

```
PORT fpga_0_ppc405_0_C405TRCCYCLE_pin = trccycle_inverted, DIR = 0

BEGIN util_vector_logic
    PARAMETER INSTANCE = trccycle_INV
    PARAMETER HW_VER = 1.00.a
    PARAMETER C_OPERATION = not
    PARAMETER C_SIZE = 1
    PORT Res = trccycle_inverted
    PORT Op1 = fpga_0_ppc405_0_C405TRCCYCLE
END
```

Without this, the trace will sample the clock at the wrong edge and detect lots of flow errors or show no sensible data at all.
When designing a board with trace port for PPC405 it is suggested to use a mictor connector for good signal quality. For the pinout see "Adapter PPC405/Mictor Connector 38 pin" on [http://www.lauterbach.com/adppc400.html](http://www.lauterbach.com/adppc400.html).

### Debugging Embedded PPC440 Cores

When creating an FPGA design including a PPC440 core, ensure the correct polarity of the HALT line. The PPC440 IP in Xilinx FPGAs use positive polarity while the TRACE32 debugger (in line with the standard) uses negative polarity.

If the polarity of the HALT line is incorrect, the PPC440 will not execute code after the “GO” command, even though single stepping the code does work.

The easiest way to avoid problems is to connect the HALT line of the debug connector as follows:

```plaintext
BEGIN ppc440_virtex5
    PARAMETER INSTANCE = ppc440_0
    [...]
    PORT DBGC440DEBUGHALTNEG = fpga_0_ppc440_0_DBGC440DEBUGHALTNEG_pin
    [...]
END
```

### Tracing Embedded PPC440 Cores using TRACE32

The connection between the PowerPC 440 trace interface signals and the TRACE32 mictor connector has to be made as follows:

<table>
<thead>
<tr>
<th>PowerPC 440 Trace interface signal</th>
<th>TRACE32 mictor</th>
</tr>
</thead>
<tbody>
<tr>
<td>C440TRCCYCLE</td>
<td>TRACECLK</td>
</tr>
<tr>
<td>C440TRCEXECUTIONSTATUS[0:4]</td>
<td>ES0-ES4</td>
</tr>
<tr>
<td>C440TRCTRACESTATUS[0:6]</td>
<td>TS0-TS6</td>
</tr>
<tr>
<td>C440TRCBRANCHSTATUS[0:2]</td>
<td>BS0-BS2</td>
</tr>
</tbody>
</table>

For the pinout, see “Trace and Debug Connector” on [www.lauterbach.com/adicd440.html](http://www.lauterbach.com/adicd440.html).
Frequently Asked Questions

Virtex2Pro, Virtex4FX, Virtex5FXT: TRACE32 does not display ISOCM memories

On **Virtex2Pro** the ISOCM (instruction side on chip memories) memories can only be initialized through bitstream download. As the only possible access type is *instruction fetch*, there is no way for the debugger to read ISOCM memory. On Virtex2Pro the debugger will always display 0x0 for the address range mapped to ISOCM memory.

On **Virtex4FX, Virtex5FX** the ISOCM memory can be read using a special access mechanism. Configure the first address of the ISOCM using the system option `SYStem.Option ISOCM <baseaddr>`. The default value is 0xFFFF.FFFF, indicating that the system under debug does not have ISOCM memory.

For a design with ISOCM memory from 0xFFFF.8000--0xFFFF.FFFF you should therefore use:

```
SYStem.Option ISOCM 0xFFFF8000
```

**NOTE:** This feature is available in SW from 2006-10-20 or later.

Flow errors tracing PPC cores on Xilinx ML310 eval board

In some revisions of the Xilinx ML310 board there are problems with flow errors when tracing the program flow. The reason is that the GND pins (planes) in the middle of the micro connector used for tracing is not connected to GND signal on the board. This floating connection will cause lots flow errors or unusable trace. The problem can be fixed by manually soldering the required connection.

Electrical Interface

The electrical parameters of the trace port depend on your target hardware. Please check the target board manual for I/O voltage and bus width. The trace port uses single-ended signals. Signal direction as shown (target board view):

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Trace connector signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trace_Clk (FPGA)</td>
<td>output</td>
<td>TRACECLK</td>
</tr>
<tr>
<td>Trace_Ctl (FPGA)</td>
<td>output</td>
<td>TRACECTL</td>
</tr>
<tr>
<td>Trace_Data (FPGA)</td>
<td>output</td>
<td>TRACEDATA[]</td>
</tr>
</tbody>
</table>
If you are in the process of board design and free with your choice, the following parameters can be used:

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Trace connector signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>10k pull-down resistor</td>
<td>ouput</td>
<td>EXTRIG (no tool support)</td>
</tr>
<tr>
<td>VCC I/O</td>
<td>output</td>
<td>VREF-TRACE</td>
</tr>
<tr>
<td>VCC I/O</td>
<td>ouput</td>
<td>VCC</td>
</tr>
</tbody>
</table>

Please remember to connect the metal shield of the Mictor-connector to GND.